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ABSTRACT
Lee, Woo Suk PhD, Purdue University, August 2016. Hardware Architectures for
Low-power In-Situ Monitoring of Wireless Embedded Systems. Major Professor:
Vijay Raghunathan.
As wireless embedded systems transition from lab-scale research prototypes to
large-scale commercial deployments, providing reliable and dependable system op-
eration becomes absolutely crucial to ensure successful adoption. However, the un-
tethered nature of wireless embedded systems severely limits the ability to access,
debug, and control device operation after deployment —post-deployment or in-situ
visibility. It is intuitive that the more information we have about a system’s operation
after deployment, the better/faster we can respond upon the detection of anomalous
behavior. Therefore, post-deployment visibility is a foundation upon which other
runtime reliability techniques can be built. However, visibility into system operation
diminishes significantly once the devices are remotely deployed, and we refer to this
problem as a lack of post-deployment visibility.
A fundamental factor that limits post-deployment visibility is the resource-
constrained nature of these devices, in particular, the severe energy constraints typ-
ically present in them. It makes traditional reliability techniques (e.g., modular re-
dundancy) undesirable and even infeasible. In this dissertation, we tackle the key
challenge of lack of post-deployment visibility in wireless embedded systems. Specifi-
cally, we attempt to answer the following question: “Is it possible to design hardware
architectures for wireless embedded systems that enable fine-grained post-deployment
visibility, but impose only a minimal (or possibly even zero) power overhead?” We
answer this question in the affirmative and propose three different hardware architec-




The widespread adoption of wireless embedded systems has enabled an era of mobile
devices (e.g., smart phones, Internet of Things (IoT)), and their applications even
extend to mission-critical and life-assisting systems (e.g., factory automation, med-
ical devices, etc). As wireless embedded systems transition from lab-scale research
prototypes to large-scale commercial deployments, providing reliable and dependable
system operation becomes absolutely crucial to ensure high-quality services. However,
the untethered nature of wireless embedded systems severely limits the ability to ac-
cess, debug, and control the device operation after deployment—post-deployment or
in-situ visibility. In this context, the post-deployment visibility stands for the ability
to obtain fine-grained information about a system’s operation after deployment from
a remote location. It is unquestionable that the more information we have about
the system’s operation, the more agile action we can take upon the detection of an
anomaly. Therefore, visibility is a foundation that serves as a base for other reliabil-
ity techniques. However, the visibility diminishes significantly once these systems are
remotely deployed, and we refer to this problem as lack of post-deployment visibility.
The most fundamental factor that limits the visibility is the resource-constrained
nature of these devices. The portable design required for these devices confines the
size and necessitates a small, on-board power source (e.g., a battery). It renders
traditional reliability techniques (e.g., modular redundancy) undesirable and even in-
feasible. The most prevalent monitoring technique so far includes monitoring software
onto the main processor in the system and exploits the primary wireless channel to
retrieve monitoring data. Although the method enables the monitoring of system be-
havior with no additional hardware components, it is a poor design choice in that the
monitoring software perturbs system behavior and the reporting through the primary
2
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Figure 1.1. Research contributions made in this thesis
wireless channel places additional demands on the radio, which is typically the most
power-hungry component in a mobile device.
This thesis tackles the fundamental problem—lack of post-deployment in-situ visi-
bility—in wireless embedded systems. Specifically, we attempt to answer the following
question: “Is it possible to design hardware architectures for wireless embedded systems
that enable fine-grained post-deployment in-situ visibility, but impose only a minimal
(or possibly even zero) power overhead?” We answer this question in the affirmative
and propose hardware architectures that ultimately achieve an electrical signal level
visibility with near-zero power consumption. The research contributions made in this
thesis, namely Spi-Snooper, Senergy, and TeleProbe, are illustrated in Fig-
ure 1.1 according to their level of visibility and the associated power overhead. The
first work, Spi-Snooper, presents a wireless sensor node platform that integrates a
3
reliability co-processor into its hardware architecture. Spi-Snooper offloads all the
monitoring tasks to the co-processor so that user applications fully utilize the main
processor and system resources. Rather than reporting the system status using the
wireless channel, the co-processor processes the monitoring tasks within the platform,
based on a bus-snooping technique that provides full access to the network communi-
cation in a transparent manner. Although the co-processor-augmented Spi-Snooper
architecture significantly enhances the visibility and reduces the power overhead as-
sociated with the monitoring, there are certain types of wireless embedded systems
that cannot afford to handle the overhead incurred by the co-processor. The second
work, Senergy, addresses this issue using micro-scale energy harvesting from an
idle sensor. With Senergy, we propose a sub-threshold exponential charge pump
architecture that harvests energy from a photodiode sensor during idle time. Uti-
lizing the harvested energy, the Senergy wireless sensor node platform measures
and transmits light intensity during active time, achieving perpetual operation of the
wireless sensor node. The ability to collect sufficient energy to operate the entire plat-
form easily compensates the power overhead incurred by the co-processor proposed
with Spi-Snooper. Finally, the third work, TeleProbe, proposes a contactless
in-situ remote measurement system for implantable medical devices (IMDs), which
achieves oscilloscope-like electrical signal probing with near-zero power consumption.
By enabling a near-zero power contactless probing mechanism for IMDs, we demon-
strate how the architectural support from hardware can help address the issue of
visibility even for such severely resource-constrained wireless embedded systems. In
the following sections, we briefly describe the three key components of this thesis:
Spi-Snooper, Senergy, and TeleProbe.
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1.1 Spi-Snooper: Hardware-Software Approach for Transparent Net-
work Monitoring in Wireless Sensor Networks
The lack of post-deployment visibility into system operation is one of the major
challenges in ensuring reliable operation of remotely deployed embedded systems such
as wireless sensor nodes. Over the years, many software-based solutions (in the form
of debugging tools and protocols) have been proposed for in-situ system monitoring.
However, all of them share the trait that the monitoring functionality is implemented
as software executing on the same embedded processor that the main application
executes on. This is a poor design choice from a reliability perspective. We make
the case for a joint hardware-software solution to this problem and advocates the use
of a dedicated reliability co-processor that is tasked with monitoring the operation
of the embedded system. As an embodiment of this design principle, we present
Spi-Snooper, a co-processor-augmented hardware platform specifically designed for
network monitoring. Spi-Snooper is completely cross-compatible with the Telos
wireless sensor nodes from an operational standpoint and is based on a novel hardware
architecture that enables transparent snooping of the communication bus between the
main processor and the radio of the wireless embedded system. The accompanying
software architecture provides a powerful tool for monitoring, logging, and even con-
trolling all the communication that takes place between the main processor and the
radio. We present a rigorous evaluation of our prototype and demonstrate its utility
using a variety of usage scenarios.
1.2 Senergy: Micro-scale Energy Harvesting from an Idle Sensor
Wireless sensor devices are heavily duty-cycled to minimize energy consumption.
To further reduce the energy required for sensing, these devices often prefer passive
sensors that produce output power proportional to physical quantity. Therefore,
while a sensor output is not being sampled (i.e., idle time), the output power from
the sensor is unused and, hence, wasted. Inspired by the observation, we propose
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a sub-threshold exponential charge pump architecture that works with an ultra-low
capacity power source (e.g., passive sensor) that has an output voltage and current
as low as 250 mV and 6 µA. Utilizing the charge pump as an energy harvester
to a system, we eventually design and implement Senergy, a batteryless wireless
sensing platform that uses a photodiode sensor as a sole power source. Specifically,
the Senergy prototype reports light intensity through a 2.4 GHz radio whenever
it has harvested sufficient enough energy from the photodiode sensor, thus achieving
perpetual operation. We use the prototype to evaluate the proposed system based on
two application scenarios, namely adaptive transmission of sensor data and providing
an uninterrupted power supply to an on-board real-time clock.
1.3 TeleProbe: Zero-power Contactless Probing for Implantable Med-
ical Devices
The development of implantable medical devices (IMDs) has revolutionized the
monitoring, diagnosis, and treatment of a wide range of medical conditions. Given
their direct impact on human safety, the need for reliable operation is a fundamen-
tal, non-negotiable requirement in IMDs. While wireless connectivity is becoming
common in IMDs to non-intrusively monitor a patient’s health and device status,
the wireless link-based conventional approaches incur significant energy overheads
for data acquisition, processing, and active radio transmission. While low-power
transceivers have been introduced to reduce the energy consumed by the radio itself,
the energy consumed by the microcontroller for processing data and controlling the
radio has often been overlooked. As a result, in IMDs that have a stringent energy
constraint, runtime monitoring of an IMD for extended durations over a wireless
channel is, simply put, an impractical solution. To address this challenge, we present
TeleProbe, an in-situ remote measurement system for IMDs, which enables con-
tinuous and direct wireless readout of analog and digital electrical signals using an
inductively-coupled LC tank circuit, without imposing any power overhead on the
6
IMD. We have designed and implemented fully functional prototypes of TeleProbe
and demonstrated its utility in the context of three practical usage scenarios: behav-
ior validation with power analysis, monitoring an off-chip serial communication bus,
and active data transmission.
The rest of this thesis is organized as follows. Chapter 2 presents the hardware-
software approach for network monitoring in wireless sensor networks, Spi-Snooper.
Chapter 3 details the sensor-powered energy harvesting solution that enables perpet-
ual operation of a wireless sensing platform, Senergy. Chapter 4 describes the zero-
power contactless probing mechanism for implantable medical devices, TeleProbe.
Finally, Chapter 5 concludes the thesis.
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2. SPI-SNOOPER: HARDWARE-SOFTWARE APPROACH
FOR TRANSPARENT NETWORK MONITORING IN
WIRELESS SENSOR NETWORKS
2.1 Introduction
As networked embedded systems (such as wireless sensor nodes) transition from
lab-scale research prototypes to large-scale commercial deployments, providing re-
liable and dependable system operation becomes absolutely crucial to ensuring
widespread adoption and commercial success. Due to the fact that sensor nodes
operate in dynamic and unpredictable physical environments that cannot be recre-
ated in a lab setting, it is now generally accepted that pre-deployment testing alone
(using simulators, emulators, etc.) is not sufficient to guarantee reliability and that
in-situ monitoring of nodes after deployment is a must. In accordance with this be-
lief, a number of techniques have been proposed for post-deployment node-monitoring
and control ( [1–4] are a few examples). However, all of them share the common trait
that the node-monitoring functionality is implemented as software executing on the
same embedded processor that the application executes on.
From a reliability perspective, this is a poor design choice due to several reasons.
First, the monitoring software shares (and competes for) resources, such as CPU
cycles and memory space, with the main application software, further depriving the
application of these already-scarce resources. Second, the presence of this additional
software can perturb the timing behavior of the application, possibly suppressing
some subtle bugs, or causing a large slowdown in application execution. Third, such
an architecture inherently has a single point of failure; e.g., if the processor hangs or
freezes (possibly due to a bug in the main application code), the monitoring software
is rendered essentially useless.
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We believe that a joint hardware-software approach is both required and ideal to
address the problem of post-deployment node monitoring and control. In particular,
we advocate a rethinking of the hardware architecture of wireless embedded systems,
such as sensor nodes, to include an additional (low-cost and low-power) component
that we call the reliability co-processor, which is responsible for monitoring the op-
eration of the sensor node. As we will show, logically and physically separating the
monitoring functionality from both the application software and the main processor in
this manner allows the monitoring to be conducted in a decoupled, non-intrusive, and
transparent manner, enhancing reliability. We present an embodiment of the above
design principle in the form of Spi-Snooper1, a co-processor-augmented hardware
architecture specifically designed for network monitoring. We select network moni-
toring because, as we will demonstrate, carefully monitoring the bi-directional com-
munication activity in a wireless embedded node can reveal a significant amount of
information about its operation. However, our design (and more generally, any relia-
bility co-processor-augmented design) is certainly not limited to network monitoring
alone and can be used for a variety of other scenarios as well. Specifically, we make
the following contributions:
• We present Spi-Snooper, the first wireless sensor node platform that inte-
grates a reliability co-processor into its hardware architecture. Spi-Snooper
provides many novel hardware features: (a) the reliability co-processor can pas-
sively monitor (i.e., snoop) all the transactions on the Serial-Peripheral Interface
(SPI) bus that connects the main processor and the radio on our sensor node.
This enables the co-processor to have complete visibility into all the information
transmitted and received by the node. The snooping is fully transparent in the
sense that the main processor and radio are not aware that the bus is being
monitored, (b) in addition to passively monitoring processor-radio communi-
cation, the co-processor also has the ability to disconnect the main processor
1 This work had been done in collaboration with Mohammad Sajjad Hossain (sajjad@purdue.edu)
from the Embedded Systems Lab at Purdue University while he was enrolled in the university.
9
from the SPI bus and take control of the bus. In addition to cutting off a pro-
cessor that exhibits faulty behavior, this also allows the co-processor to inde-
pendently transmit and receive packets to/from other nodes, (c) the reliability
co-processor can also access other hardware components on the sensor node,
(e.g., read various sensors). This allows the co-processor to independently vali-
date the behavior of the main application software, and (d) the co-processor can
reset/reboot the main processor if desired (e.g., if the co-processor detects that
the main processor has hung or is operating using corrupted state information).
• Spi-Snooper features a lightweight, yet powerful software architecture that
allows it to exploit the unique hardware features in an accurate, reliable, and
transparent manner.
• We design, implement, and evaluate several usage scenarios for the
Spi-Snooper platform and demonstrate how it can be used to significantly en-
hance the level of post-deployment visibility and control for remotely deployed
wireless sensor nodes.
The remainder is organized as follows. Section 2.2 and 2.3 present the novel
hardware/software architectures and implementation of Spi-Snooper respectively.
Section 2.4 describes a rigorous evaluation that we performed on Spi-Snooper and
the various usage scenarios that we implemented to demonstrate the utility and ca-
pability of the Spi-Snooper architecture. Section 2.5 describes related work and
Section 2.6 concludes the work with some discussion and avenues for future work.
2.2 Spi-Snooper Hardware Design
Spi-Snooper features a reliability co-processor-augmented hardware architecture
that enables monitoring and control of network communication in a manner that is
transparent to the main-processor. This section describes the hardware architecture
and implementation of Spi-Snooper in detail.
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For compatibility reasons, we decided to base our hardware architecture around
an existing wireless sensor node platform. Although there are numerous such plat-
forms available [5], we picked the Telos mote as our base platform of choice due to
its widespread adoption and use in the wireless sensor network research community.
In the Telos design, the main processor and radio IC are placed separately and
communicate over an SPI communication bus, which is exposed as a trace on PCB.
Hence, it is possible to physically tap into the bus without modifying the original
hardware architecture of the Telos mote. However, physical access to the SPI inter-
face of an off-the-shelf Telos mote seems impossible in practice due to the delicate
and thin traces on the compact form factor PCB. Therefore, we built our own PCB
implementation of Spi-Snooper, which was based on the existing Telos schemat-
ics [6], suitably enhanced with the co-processor and the additional logic required for
monitoring and controlling the SPI bus that connects the main processor and the
radio.
2.2.1 The Telos mote
The Telos [7] mote is a popular, open-source platform that features a Texas
Instruments (TI) MSP430F1611 microcontroller as the main processor and an IEEE
802.15.4-compliant TI CC2420 radio transceiver. It also has on-board temperature,
humidity, and light sensors and 1 MB of external flash for data logging.
The hardware interface between the main processor and the radio on the Telos
mote is depicted in Figure 2.1. As shown in the figure, the main processor and the
radio utilize a total of ten data and control lines for interfacing. They exchange
data over an SPI bus using four signal lines (SIMO, SOMI, SCLK, and CSn). The SPI
is a full-duplex synchronous serial data link that supports communication between
devices in a master/slave configuration. In the case of the Telos mote, the processor
acts as the master and initiates all bus transactions, while the CC2420 radio acts
























Figure 2.1. The interface between the radio and the main processor on the Telos
mote
four other control lines (SFD, CCA, FIFOP, and FIFO) for reporting events occurred
in the radio. For example, FIFO, FIFOP, and SFD pins are used to notify the main
processor of a packet reception. Additionally, the main processor can reset the radio
and control the voltage regulator inside the radio via the RESETn and VREG_EN lines.
2.2.2 Spi-Snooper hardware architecture
Figure 2.2 and Figure 2.3 show the block diagram and the photograph of the
Spi-Snooper platform, respectively. As shown in the figures, the Spi-Snooper
hardware platform consists of the four major components: main processor, reliability
co-processor, radio, and crossover logic. Inside the dashed line is the circuitry identical
to the Telos mote (except for the crossover logic). Therefore, the main processor (TI
MSP430F1611) and the radio (TI CC2420) are the same as that can be found on the
Telos mote. The main processor is in charge of controlling the system peripherals
such as data flash, serial ID, LEDs, switches, and sensors. For the radio, we utilize an
off-the-shelf evaluation module (TI CC2420EMK) in order to reduce the complexity
involved in the radio circuit design. The crossover logic (further described in Section
2.2.5) placed in the middle of the main processor and the radio splits the SPI bus,





























































































!" Flash, serial ID and two 1.5 V AA battery holders are placed at the back of the board 
Figure 2.2. Block diagram of the Spi-Snooper platform
logic is configured to a pass-through mode, and the main processor and the radio gets
connected, achieving the same functionality as the Teles mote. During the normal
operation, the co-processor can monitor (i.e., snoop) every transaction taking place
on the SPI bus in real-time using the dedicated snooping lines branched from the
original bus. If an anomaly is detected by the co-processor through snooping, the
co-processor controls the crossover logic to divert the bus connection so that the co-
processor takes over the control of the radio. Besides the ability to control the radio,
the co-processor is also able to reset the main processor and independently access the
light sensors. The Spi-Snooper board is a 3 V system and selectively powered by a








* Flash, serial ID and two 1.5 V AA battery holders are placed at the back of the board
Figure 2.3. Photograph of the Spi-Snooper platform
2.2.3 Reliability co-processor
The main considerations in selecting which microcontroller (MCU) to use as the
reliability co-processor are that it should be low-cost, low-power, provide sufficient
computational resources, be easy to integrate into a larger design with minimal com-
plexity, be easy to program, and have all the peripherals required to support the
snooping of the SPI bus. After a survey of the several off-the-shelf MCUs, we se-
lected the TI MSP430F5438A as the reliability co-processor for the Spi-Snooper
platform as it meets all the requirements listed above.
The MSP430F5438A is a 16-bit MCU that can run at a maximum frequency
of 25 MHz. It has three 16-bit timers, a 12-bit analog-to-digital (A/D) converter,
up to four universal serial communication interfaces (USCI), and up to 87 general
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purpose IO pins [8]. An added advantage of selecting this microcontroller is that
it uses the same MSP430 instruction set architecture as the main processor on the
Telos, which eases programming effort (e.g., the same software toolchain can be
used for both processors). It is also more power efficient than the main processor
(e.g., the MSP430F5438A consumes 350 µA at 1 MHz with 3 V supply voltage in
the active mode (AM), whereas the MSP430F1611 consumes 500 µA under the same
condition [8, 9]). The power consumption of Spi-Snooper will further be analyzed
in section 2.4.1.
It should be noted that a microcontroller used as a reliability co-processor is not
necessarily the MSP430F5438A. Although the MSP430F5438A was chosen due to its
adequate performance, any MCUs that are able to run at over 20 MHz would be a
proper choice because the maximum SPI clock frequency of the CC2420 radio is 10
MHz.
2.2.4 Monitoring the processor-radio SPI bus
In order to monitor (i.e., snoop) the SPI bus between the main processor and the
radio, the signal lines of the SPI bus are forked off to two independent SPI interfaces of
the reliability co-processor. The two SPI interfaces are configured as slaves and share
the clock signal, SCLK, with the bus being monitored for synchronization purposes.
One of the two SPI interfaces (CoProc_SPI_1) is dedicated to monitoring the SIMO
(slave input master output) line of the SPI bus. As the name implies, the SIMO line
contains a serial bitstream of the data that the main processor (i.e., the bus master)
sends to the radio (i.e., the bus slave). At each clock transition of the SPI bus
between the main processor and the radio, CoProc_SPI_1 also receives the bitstream
that was being sent from the main processor to the radio. The other SPI interface on
the co-processor (CoProc_SPI_2) is dedicated to monitoring the SOMI (slave output
master input) line of the SPI bus. As the name implies, the SOMI line contains a
























* Connections between 7 control signals (CSn through FIFO) and I/O
of the CO-MCU are omitted due to space 
constraint
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Figure 2.4. Configuration of the monitoring and crossover logic
to the SIMO pin of CoProc_SPI_2. At each clock transition of the SPI bus being
monitored, CoProc_SPI_2 also receives the bitstream that was being received by the
main processor from the radio. The area marked with “Monitoring" in Figure 2.4
shows how the processor-radio SPI bus is branched out to the co-processor. The
two SPI interfaces of the co-processor operate in a fully interrupt-driven manner for
energy-efficient monitoring.
2.2.5 Crossover logic
In addition to the bus monitoring described above, the reliability co-processor on
the Spi-Snooper platform also has the capability of disconnecting the main processor
from the radio and assuming the full control of the radio. For this functionality, as
the main processor does, the co-processor also has an access to the SPI bus as well
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as control lines through crossover logic. The crossover logic consists of 10 single-pole
double-throw (SPDT) switches (TI SN74LVC1G3157). The SPDT switches provide
sufficient switching speed (typically 0.5 ns) and operates within a wide supply voltage
range (1.65 V to 5.5 V), while consuming 0.05 µA (typical) for maintaining its status
regardless of specific supply voltage level [10]. These SPDT switches are controlled
by the reliability co-processor, as illustrated in Figure 2.4. Depending on the control
input to the SPDT switches, the switches bridge the SPI interface and the control
lines of the radio either to the main processor (Route 1 in Figure 2.2) or to the
co-processor (Route 2 in Figure 2.2).
The co-processor manages its own rule to make a decision on when to actively en-
gage the device operation. The decision making algorithm resides in the co-processor
as software, and it is entirely up to administrators of the node. Rather, the hardware
architecture provides a fail-safe mechanism so that any possible faulty behavior of
the co-processor cannot affect the main application. In particular, by default, the
crossover logic is configured to connect the SPI interfaces of the main processor and
the radio if the control signals to the SPDT switches are absent.
2.2.6 Cost analysis
Table 1 shows the cost of the additional components on the Spi-Snooper platform
in addition to the ones included in the Telos platform, assuming the production of
1,000 boards.
2.3 Spi-Snooper Software Architecture
In order to maintain the transparent nature of Spi-Snooper, we make absolutely
no modification to the software that runs on the main processor. The only information
we need is the type of the operating system it runs. The reason is that different
operating systems configure the SPI bus and the CC2420 radio differently (more on
this in Section 2.3.3). For the co-processor, rather than porting an OS, we developed
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Table 2.1. Additional cost required for a Spi-Snooper hardware platform (not in-




MCU 1 4.55 4.55
USB 1 2.95 2.95
SPDT Switch 10 0.13 1.30
PCB 1 8.50 8.50
Misc - - 5.00
Total - - 22.30
the software from scratch in C language to keep it lightweight and efficient. Figure
2.5 shows the key components of the Spi-Snooper software architecture.
Spi-Snooper can operate in two different modes:
• Passive mode: In this mode, the co-processor listens to all SPI communi-
cation as a slave (Section 2.2.4). The main purpose of this mode to log the
communication taking place on the SPI bus. In this mode, the co-processor can
also access the sensors for integrity checking of certain types of data that the
main processor sends to other nodes. Spi-Snooper can switch to the active
mode based on certain types of events (e.g., if the rate of transmission exceeds
a threshold) or commands received from other nodes (e.g., the base station).
• Active mode: In this mode, the co-processor works as a master of the SPI
bus. It manipulates the crossover logic (Section 2.2.5) to assume the control of
the bus and the radio. Then, it can use the radio to communicate with other

































Figure 2.5. Spi-Snooper software architecture
Now, we describe some of the key components of the Spi-Snooper software as
shown in Figure 2.5.
• SPI monitor: In passive mode, the co-processor is configured as an SPI slave
and snoops the SPI bus that connects the main processor and the radio. The
major task of this component is to identify and record the incoming/outgoing
packets. It can make use of other components in the software stack as well. For
example, it often uses the data logger to log the captured packets to the flash
or to the serial port.
• Crossover control: Spi-Snooper is able to assume the full control of the SPI
bus to directly interface the radio. This control may be necessary in certain
scenarios if the co-processor suspects malicious behavior caused by the main
processor. This module may use other components, such as communication
handler, to communicate with other nodes in the network.
• Communication handler: In active mode, the communication handler is
responsible for moving data to and from the radio IC. The handler interfaces
with the low level radio driver to send and receive data through the radio. It
also maintains a routing table for multi-hop communication.
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• Data logger: In the case that reporting the collected data through the radio is
expensive or even impossible (e.g., in the passive mode), the data logger either
stores the data locally or forwards it through the serial port. To be specific, the
data logger uses the on-board flash storage in MSP430F5438A, mostly in meta-
data format for a later retrieval (Section 2.4.2). The data is stored in batches to
reduce the logging overhead (e.g., write time to the flash). It can also forward
the logs through the serial port during run-time if a device for analysis (e.g., a
PC) is attached to it.
• Data sensor: This component enables Spi-Snooper to access the on-board
sensors. The sensor data measured by the co-processor can be compared with
the one contained in a packet that the main processor is transmitting.
• Applications: The application is a software wrapper that organizes the afore-
mentioned software components. The application implements various types of
logging and/or anomaly detection algorithm, depending on usage scenarios.
In addition to the major components listed, the Spi-Snooper software architec-
ture for the co-processor also includes the frame parser, the interrupt service routines,
etc. As compared to the co-processor, the main processor is running the Contiki [11]
operating system as it does in the Telos mote.
2.3.1 Contiki operating system
Contiki [11] is a lightweight operating system (OS) developed for resource-limited
networked embedded systems such as wireless sensor networks (WSNs). Contiki con-
tains two communication stacks: uIP [12] and Rime [13]. uIP is a TCP/IP stack for
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2 Bytes 1 0 to 20 n 2
4 Bytes 1 1 5 + (0 to 20) + n
11 + (0 to 20) + n
Figure 2.6. Schematic view of the IEEE 802.15.4 frame format
2.3.2 Monitoring network communication
The co-processor in Spi-Snooper can listen to all communication between the
main processor and the radio. In this section, we will describe how the co-processor
identifies incoming or outgoing packets.
Detecting incoming packets
Among the pins used for interfacing the radio (see section 2.2.1), the FIFOP pin
is used to signal the MCU when a complete frame has been received. As soon as
this interrupt signal is received, the co-processor starts recording the bytes that are
passed from the radio to the main processor (i.e., from SOMI of the radio to SOMI of
the main processor). This recording continues until the receiving buffer at the radio
is empty, which can be identified by monitoring the FIFO pin. Even though the FIFOP
pin generates an interrupt when the frame is received at the radio, the main processor
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SPI Read: 4C 2D 4C 61 88 1A CD AB ... ... 18 46 09 EB
SPI Write: ... 7F ... 7F ... ... ... ... 7F ...
Index: 0 1 2 3 4 5 6 7 ... ... 45 46 47 48
Interrupt by FIFOP
Length Payload Footer
Figure 2.7. Example byte stream on the SPI bus to receive a radio packet
may delay the receiving process by few cycles. As a result, just by observing the status
of those two pins, we cannot deterministically identify the presence of a packet on
the SPI bus. When the main processor is ready to read the received packets queued
in the receiving buffer of the radio, it writes CC2420_RXFIFO | 0x40 (i.e., 0x7F) to
the SPI bus. Henceforth, we refer to this byte as START_READING. Therefore, once
the co-processor notices that a packet has arrived at the radio, it starts tracking the
START_READING byte. In that way, the location of the START_READING byte helps
identify the exact starting point of an incoming packet. Figure 2.7 shows an example
sequence of bytes, showing how the main processor running Contiki is interfacing the
radio to receive packets. To be specific, a packet is read in three parts: the length
(red), the payload (green) and the footer (blue). Reading of each part is initiated by
sending the START_READING byte to the radio.
Detecting outgoing packets
In the previous section, we have shown how the two pins in the radio, namely
FIFOP and FIFO, help identify incoming packets. However, for outgoing packets, the
radio does not provide such a dedicated mechanism to notify that an SPI transaction
for outgoing transmission is ongoing. Before explaining the detection mechanism for
outgoing packet, it is important to understand the high level overview of how Contiki
sends a packet using the radio. The sending process takes place in two steps: Prepare




SPI Read: 4C 2D 4C 61 88 1A CD AB ... ... 18 46 09 EB
SPI Write: ... 7F ... 7F ... ... ... ... 7F ...
Index: 0 1 2 3 4 5 6 7 ... ... 45 46 47 48
Interrupt by FIFOP
SPI Write: 09 3E 2D 3E 61 88 F1 CD AB ... ... 18 00 08
Index: 0 1 2 3 4 5 6 7 45 44 45 46
... ... 03 00 05 ... ... 03 00 05 ... ...
SPI Write: 09 3E 2D 3E 61 88 F1 CD AB ... ... 18 00 08
Index: 0 1 2 3 4 5 6 7 45 44 45 46
... ... 03 00 05 ... ... 03 00 05 ... ...
Prepare Transmit Transmit
Payload
Figure 2.8. Example byte stream on the SPI bus to transmit a radio packet
are loaded to the transmitting buffer of the radio. The MAC footer is automatically
added by the radio hardware. In Contiki, at the beginning of Prepare, the main
processor sends a strobe signal (CC2420_SFLUSHTX or 0x09) to the radio. After that,
the main contents of the packet is sent: (a) the frame length (one byte) and (b)
the MAC header and the MAC payload (Figure 2.6). If CRC check is enabled, two
bytes of checksum value for the payload is also sent lastly. Before each step, the
address (CC2420_TXFIFO or 0x3E) of the transmitting buffer is written to the SPI
bus. The analysis reveals the following pattern: 0x09 0x3E frame_length 0x3E. If
the pattern is found in the byte stream from the main processor to the radio, we can
conclude that a sending process for a new packet is initiated. However, Prepare is
a process that just loads contents onto the transmitting buffer of the radio, and the
actual transmission takes place during the next step: Transmit.
During Transmit, the main processor instructs the radio to start the actual trans-
mission, which may or may not be successful based on the status of the radio. The
sequence of bytes that are written to the SPI bus during this phase depends on
the configuration of the radio. If the radio is configured to send a packet with
the clear channel assessment (CCA), the main processor sends two strobe signals:
CC2420_SRXON (0x03) and CC2420_STXONCCA (0x05). If CCA is not enabled, it only
sends CC2420_STXON (0x04). An arbitrary number of CC2420_SNOPs (0x00) may also
be sent in between the aforementioned signals. To resend an already loaded packet
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(e.g., if retransmission is enabled), the processor just needs to issue the above strobe
signals again. Thus, multiple Transmit steps may follow a single Prepare step. After
detecting a packet during Prepare, Spi-Snooper also records the number of times
that the packet was attempted to send by recording the number of occurrences of
Transmit. Figure 2.8 shows an example bytestream that has sent through the SPI
bus while a packet is being transmitted twice. Note that the payload length is 43
even though the frame length is set to 45 (2D in hex). This is because the radio
automatically adds two bytes of frame control sequence before sending a packet.
2.3.3 Spi-Snooper in other operating systems
Fundamentally, the Spi-Snooper hardware architecture is capable of working
with any sensor network OS, not only with Contiki (e.g., TinyOS [14]). But the
same software may not be compatible across different types of OS. The reason is
that different OS handles the radio communication in different way. One example
is how incoming packets are handled in TinyOS, where it follows a different radio
configuration than Contiki. In Section 2.3.2, we explained how we detect incoming
packets using the interrupt generated by the FIFOP pin of the radio. By default, FIFOP
is an active high signal. But in TinyOS, it is configured to be an active low signal
instead. Thus, the same detection mechanism will not work for TinyOS. We can
overcome such issues by modifying the detection mechanisms in the Spi-Snooper
software, without modifying the underlying hardware. This is true for other operating
systems as well.
2.4 Evaluation
We evaluate Spi-Snooper using a set of microbenchmarking and application sce-
narios. We first discuss the core functionalities of Spi-Snooper in the microbench-
mark and demonstrate how Spi-Snooper is used to enhance the reliability of net-
worked embedded systems. The use cases demonstrated in this section are namely
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Contiki (Hello World) 5,396 23,254
monitoring + no logging + no crossover 617 2,448
monitoring + flash logging + no crossover 905 3,124
monitoring + serial logging + no crossover 903 3,180
monitoring + serial logging + crossover 1,210 5,084
(a) network communication logging, (b) integrity verification, (c) Abnormal behavior
handling, and (d) providing an emergency backdoor. Other than Spi-Snooper, all
the motes are Telos, and the Spi-Snooper is functionally identical to the Telos
mote, except for the presence of the co-processor. The main processors on those




Table 2.2 shows the memory footprint of the Spi-Snooper software for different
configurations. Specifically, the table states the RAM and the ROM usage for various
logging options and for the selective use of the crossover logic. As shown in the table,
the Spi-Snooper software incurs around 1 KB RAM and 5 KB ROM usage with
the crossover logic and the serial logging enabled. For the sake of comparison, we
also include the memory usage of a basic Contiki program compiled using the default
compilation options.
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Accuracy of snooping network communications
The experiment results for accuracy of snooping incoming/outgoing packets are
discussed in this section. The incoming and outgoing packets sent by the main pro-
cessor were captured by the co-processor and logged onto the internal flash. The logs
are retrieved later during the post-processing phase and compared with the original
packets that the main processor transmitted.
First, for the test of outgoing packet snooping, the main processor on the
Spi-Snooper node is configured to periodically broadcast 802.15.4-compliant pack-
ets with a variable payload length and a variable transmission rate. To be specific, we
varied the number of packets transmitted per a second from 1 to 128, and also varied
the length of payload. Most radio settings (e.g., transmission power, transmission
channel, etc.) were left default for the radio configuration in Contiki, and only the
radio duty cycling layer is set to use nullrdc to avoid packet retransmission. In all
the test cases, Spi-Snooper achieved 100% detection without any miss. Second, for
the test of incoming packet snooping, all the settings were left the same, but the main
processor on the Spi-Snooper node is configured to a receive-only mode. Unlike the
previous case, this time, a Telos mote broadcasts packets. For the same variation of
the packet transmission rate and the payload length, again, the co-processor on the
Spi-Snooper node successfully captured all the incoming packets without any loss.
Accuracy of sensing
Telos contains two analog light sensors (i.e., total solar radiation (TSR) sensor
and photosynthetically active radiation (PAR) sensor) that have different spectral
response range and peak sensitivity. The Spi-Snooper hardware architecture (Sec-
tion 2.2.2) supports simultaneous access to the sensors in a transparent manner from
the main processor as well as the co-processor. The co-processor’s ability to access
the sensors is useful in variety of use cases such as integrity verification. In that re-
gard, it is important to guarantee that the sensor values measured by both the main
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(a) Light Sensor (PAR) (b) Light Sensor (TSR)
Main processor
Co-processor
Figure 2.9. Comparison of the light sensor data measured by the main processor and
the co-processor in the Spi-Snooper platform
processor and the co-processor are in an acceptable error range. Figure 2.9 shows
the sensor data simultaneously measured in every 5 seconds by the main processor as
well as the co-processor under three different lighting conditions. As can be seen in
the figure, their measurement results are in a strong agreement.
Overhead of logging
The co-processor on Spi-Snooper is able to log the captured packets using two
types of log format depending on the need for entire contents of a packet. In particu-
lar, the co-processor logs either entire MAC protocol data unit (MPDU) of the packet
(format A log as shown in Figure 2.10(a)) or essential information (i.e., source address
and destination address) extracted from the MPDU (format B log as shown in Fig-
ure 2.10(b)). In both cases, the length, direction (incoming or outgoing), timestamp,
and frequency of the packet are included in the log. Among those, the frequency de-
notes how many times the same packet is captured consecutively, and this information
is useful if re-transmission is enabled.
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Length Source Destination
Direction and Time 
Stamp
Frequency
Length MAC Protocol Data Unit





1 2 ~ 43 44 ~ 47 48
1 3 4 ~ 7 82(a) Format A Log: logging the entire contents of a packet
Length Source Destination
Direction and Time 
Stamp
Frequency
Length MAC Protocol Data Unit





1 2 ~ 43 44 ~ 47 48
1 3 4 ~ 7 82
(b) Format B log: lgging the metadata of a packet
Figure 2.10. Two types of the log formats in Spi-Snooper
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Figure 2.11. Time required to write logs onto flash and serial port
The logs can either be stored onto the internal flash or be forwarded using the
serial port. Although writing to the flash is faster than the serial port (baud of
115,200 bps) as shown in Figure 2.11, in the case of using the internal flash, all the
interrupts are disabled while data is being written to the flash. Hence, in order to
minimize the interruption caused by the writing process, we make use of internal
RAM as a temporary storage and migrate the logs packets to the flash in batches.
For instance, the logs described in the example in Section 2.4.1 were stored in the
internal flash in batches of 5 logs. As the number of logs in a batch increases, the
flash writing time also linearly increases as shown in Figure 2.11, and this is also true
for the serial port. With the 256 KB internal flash of the co-processor, it is possible
to store up to 5,461 format A logs or up to 32,768 format B logs.
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Power consumption
In this section, we characterize the power overhead incurred by the components
added to the original Telos mote in the transformation to Spi-Snooper. In practice,
it is hard to measure the power consumption of only the added components since the
extension to Spi-Snooper is built onto an operational Telos mote. Therefore, we
measured the power consumption of Spi-Snooper as well as the original Telos mote
separately and then, compared. Each main processor of the platforms are running
the same Contiki application, consecutively broadcasting 10 packets for the duration
of 0.5 s in approximately every 10 s. The supply voltage of both the Telos mote
and Spi-Snooper were 3 V, and all the features of Spi-Snooper were enabled.
Figure 2.12 shows the measurement results for both the Telos mote and
Spi-Snooper. For better visibility, the two graphs have certain amount of offset
in time although they are running the same application. As seen in the figure, the av-
erage current consumption was around 18.15 mA and 22.75 mA for the Telos mote
and Spi-Snooper, respectively. This results in the average offset of 4.6 mA, which is
translated into Spi-Snooper’s power contribution to the transformation from Telos
mote to Spi-Snooper. It is the maximum power overhead for a worst case scenario
in that no power-saving techniques were applied to the co-process that accounts for
the largest portion of the added power overhead. The reason for showing the worst
case example is to give an idea how much power budget to allocate to accommodate
the co-processor-based technique. In fact, the specific microcontroller that we use
as the co-processor [8] supports 5 different software-configurable low-power modes.
The support for low-power modes is common feature in modern microcontrollers,














































Figure 2.12. Current consumption of Telos and Spi-Snooper
2.4.2 Logging network communication
In this section, we conduct two experiments showing how the SPI bus transactions
logged onto the on-board flash or serial port can later be used to analyze the network
communication that took place. For the first experiment, a single-hop start topology
network was configured using an Spi-Snooper mote as a central node (node 1) and
three Telos motes as peers (node 2-4). The three Telos nodes are sending packets to
the Spi-Snooper mote with a random interval of 4-6 seconds. We used contikimac
in the RDC layer with packet acknowledgment and retransmission enabled. The
size of each data and acknowledgment packet (PPDU) was 45 bytes and 5 bytes
respectively. We logged entire contents of all incoming and outgoing packets to the
flash in the form of the format A log. Later on, we retrieved the stored logs from
the flash and reconstructed the traces of the incoming and outgoing packets of the
Spi-Snooper mote using the timestamps included in the logs. The reconstructed
time-lines for all the incoming and outgoing packets are shown in Figure 2.13(a)
and Figure 2.13(b), respectively. Note that only outgoing data packets are shown in
Figure 2.13(b) since the radio was configured to send acknowledgment for incoming
data packets automatically. Since retransmission was enabled, multiple attempts
were made to send a data packet until acknowledgment was received or timeout
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(c) Frequency of outgoing packets.
Figure 2.13. Trace of incoming and outgoing packets generated from the logs collected
by the co-processor in the Spi-Snooper platform.
occurred. Figure 2.13(c) shows the frequency of such attempts to send each packet
from the central node. For the second experiment, a Spi-Snooper mote and a
Telos mote are configured to broadcast packets with extremely high frequency of 64
packets/second. The size of each packet was 21 bytes. The reconstructed time-line
for the second experiment is shown in Figure 2.14. The figure shows that the number
of incoming packets was less than the number of outgoing transmission attempted.
This is because many of incoming packets did not arrive due to high rate of collision.
The two experiments demonstrate how the architectural supports of Spi-Snooper
enable a fine-grained visibility into low-level details about network communication,
which otherwise would have been difficult or impossible to achieve.
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Figure 2.15. Topologies used for the experiments
2.4.3 Integrity verification
With prior knowledge about the device behavior and the format of the application
packet, Spi-Snooper can be used to verify the integrity of data (e.g., range check)
contained in the application packet. For example, the light sensor (TSR and PAR)
values contained in an outgoing packet can be analyzed by the co-processor, which also
has an independent access to the same light sensors. In fact, this example is illustrated
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in this section. Figure 2.15(a) shows the network topology used for this experiment.
All the devices are Telos motes, except for the node 2, which is Spi-Snooper. All
the motes were running sky-collect, one of the example user applications that comes
with the original Contiki distribution. The motes running this program periodically
collect sensor data (e.g., light, temperature, etc.) and forward them to the base station
(node 1) in every 4-6 seconds. Once the co-processor detects that an application
packet containing sensor data is being transmitted, it independently accesses the same
set of sensors that the main processor used to collect the sensor data and compares its
own reading with the data contained in the packet. Specifically, We maintain a history
of the most recently sent 5 sensor data and compare them with the values collected
by the co-processor. If all the values sent within the time window differ by more than
20% from their corresponding values collected by the co-processor, we conclude that
the device is malfunctioning and disconnect the main processor from the radio using
the crossover logic. In this example, we just assume that the sensors are working
properly, but the error handling policy can be application-specific. To emulate the
case that the sensor data measured by both the main processor and the co-processor
differ more than 20%, we intentionally programmed node 2 in such a way that, after
some time, it starts multiplying the collected values by 2 before sending them. As
can be seen in Figure 2.16, all the motes start sending the sensed values for the two
light sensors in normal indoor light condition at time zero. We keep our lights off for
the period of 125-190 seconds. The sensed values from all the motes in Figure 2.16
also corroborate that. Around the 220th second, node 2 starts sending values that
were significantly higher than the other motes even though all motes were nearby.
The co-processor is able to determine that the main processor is malfunctioning and
disconnects it from the radio. In the following section, we show how Spi-Snooper
can keep the communication alive with other motes in the network even after the



















































(a) Light sensor (TSR) (a) Light sensor (PAR)
Figure 2.16. Average light intensity values received by the base station in the exper-
iment described in Section 2.4.3
2.4.4 Handling abnormal behavior
The co-processor in an Spi-Snooper mote can analyze incoming and outgoing
packets and determine certain types of malicious/buggy activities caused by the main
processor. We demonstrate such an example in this section. Figure 2.15(b) shows the
experimental setup. Node 3 is sending packets to node 1 in every 4-6 seconds using
the mesh routing protocol of the Rime communication stack. Since node 1 and node
3 are outside their wireless coverage, packets are being routed through node 2, which
is an Spi-Snooper mote. After some time, node 1 starts receiving packets originated
from node 4. However, there are no incoming packets destined to node 2 from node 4.
Hence, this could be due to a bug or a malicious behavior (e.g., a wormhole attack)
of the main processor of node 2. Until the number of such incident exceeds certain
threshold (5 occurrences in this experiment), the co-processor forwards packets that
seems to have originated from node 4. However, above the threshold, the co-processor
takes over the control of the radio using the crossover logic (Section 2.2.5). Even in
this case, the co-processor controls the radio and keeps relaying the packets originated















Figure 2.17. Packets received by the base station in the experiment described in
Section 2.4.5
support seamless take-over, while the main processor is healthy, the co-processor has
built and maintained its own routing table from the history of packet forwarding
observed via the SPI bus snooping. Hence, it has a routing table similar to that of
the main processor, and the table contains information such as address of immediate
destination, hop count, etc. This experiment demonstrates how Spi-Snooper helps
to isolate a malicious or buggy node from the network and to keep providing services
that are essential to maintain the connectivity of the network.
2.4.5 Providing an emergency backdoor
Spi-Snooper allows to establish a backdoor channel that is transparent to the
main network. A special command or query can be sent over the backdoor channel
without intervening the main network. The network topology used for the experiment
is shown in Figure 2.15(c). All the motes are Telos motes, except for the node 2,
which is an Spi-Snooper mote. The motes (node 1-3) are sending packets to the
base station (node 1) using the mesh routing protocol of the Rime communication
stack. While node 1 and 2 are sending packets in every 4-6 seconds, node 2 is sending
packets at a much higher rate (1 packet/second) as shown in Figure 2.17. After
about a minute, the base station decides not to receive any packet from node 2,
which may corrupt the network due to the high data rate resulting in excessive packet
collision. Then, the base station send a special command ‘disconnect and forward’
to disconnect the main processor in node 2 but to keep forwarding packets from
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other motes. The special command can only be recognized by the co-processor in
node 2, and the co-processor responds to the request as instructed. As shown in the
figure, no more packets are delivered from node 2 to the base station, but the base
station still receives packets from other motes. The format of the special command
packet used for the backdoor communication is the same as the regular application
packet. In order for the special packet to be addressed only to the designated co-
processor, the special command packet has a destination address that is outside the
range of the main network. For example, we allocate the addresses space of 1-100
to the main network, and the addresses of the co-processor start with 101. That
way, we can differentiate certain co-processors from another if a network includes
multiple Spi-Snooper motes. Specifically, in this experiment, the co-processor on
the Spi-Snooper mote (node 2) has ‘102’ as its own address. Since the special
command packet has the same format as the application packet, it is also delivered
to the main processor. If an added protection is required, the special command
packets can be encrypted so that the application running on the main processor will
not be able to understand the actual meaning of the packet. In practice, different
types of addressing mechanism can be used. In fact, the main reason that we used the
aforementioned addressing mechanism is that this is the best way to avoid unnecessary
flooding in the network that uses the Rime communication stack. For instance, we can
further enhance backdoor communication by using uIP [12] that intrinsically supports
port-based packet classification.
2.5 Related Work
The concept of using co-processors (or watchdog processors) has been preva-
lent in the traditional computers and high-performance computing systems for
decades [15–18]. The typical use of the co-processor is to supplement the compu-
tational inefficiency of the main processor (e.g., graphics co-processor) or to pro-
vide an additional layer of security to the main processor (e.g., cryptographic co-
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processor). [19] is a survey of concurrent system-level error detection techniques using
a watchdog processor for traditional PC-based systems. However, none of these solu-
tions were designed to work with networked embedded systems such as WSNs. There
are few other works that are applicable to WSNs. Some of them [20–23] are purely
software-based or require pre- or post-processing of execution traces. For example,
LiveNet [1] suggested the concept of a deployment support network (DSN), where
the authors just connected two individual Telos nodes (target node and monitoring
node) via wires in order to communicate and implicitly exchange certain data of inter-
est by using software routines that reside on both the target node and the monitoring
node. Therefore, LiveNet is neither transparent nor efficient in terms of energy and
cost. In comparison, some other class of work use hardware-software approach. Flash-
Box [24] is a hybrid hardware-software solution where an additional microcontroller
is used to log the occurrences of interrupts in the main processor. For the logging to
work, applications have to be compiled using a modified version of avr-gcc. A more
recent work, Aveksha [25], is another hardware-software approach that utilizes on-chip
debug module to monitor the processor in a Telos mote. It monitors and records
only the internal state of the processor. However, unlike Aveksha, Spi-Snooper is
not only able to monitor the entire system (e.g., network communication, sensors,
etc.), but also able to actively involve the system operation to ensure reliable and
robust operation.
2.6 Summary
We have presented Spi-Snooper, a co-processor-augmented hardware-software
approach that enables monitoring and controlling of the SPI bus communication be-
tween the main processor and the radio in a mote. The co-processor monitors every
network communication taking place in a mote in a transparent manner using snoop-
ing technique. Upon the detection of anomaly, the co-processor actively engages the
device operation and takes over the control of the radio using the crossover logic.
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With the proposed architectural support of Spi-Snooper, we are not only able to
achieve a fine-grained visibility into system operation but also able to take an imme-
diate action to prevent an error occurred in a device from corrupting the network.
We have designed and developed a fully functional prototype that extends the base
design of the Telos [7] mote with the co-processor. We also have demonstrated how
Spi-Snooper enhances reliability of WSNs with a set of practical examples and ex-
periments using the prototype and Telos motes running the Contiki [11] operating
system. In principle, the proposed co-processor-augmented architecture is device-
agnostic and not confined to either Telos or Contiki [11]. With prior knowledge
about the type of operating systems and the format of radio packets, the proposed
scheme is generally applicable to any wireless sensor node platforms. In conclusion,
Spi-Snooper provides a fine-grained post-deployment in-situ visibility into system
operation, which is crucial to ensure quality services of WSNs.
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3. SENERGY: MICRO-SCALE ENERGY HARVESTING
FROM AN IDLE SENSOR
3.1 Introduction
Wireless sensor devices are heavily duty-cycled to minimize energy consumption.
To further reduce the energy required for sensing, these devices often prefer passive
sensors that produce output power proportional to physical quantity. Therefore,
while a sensor output is not being sampled (i.e., idle time), the output power from
the sensor is unused and, hence, wasted. This observation inspires the use of a micro-
scale energy harvesting technique that collects the energy being wasted during idle
time to power the device. The micro-scale energy harvesting is one of the powering
techniques that operate low-power electronic components or systems using ambient
energy. In a micro-scale energy harvesting system, an energy harvester converts
environmental energy into electrical energy and regulates the converted energy into a
usable form (e.g., voltage regulation). Often, the energy harvester stores the energy
being harvested into a storage element (e.g., battery, supercapacitor) until required
amount of energy is harvested. Hence, micro-scale energy harvesting is well-suited
for a duty-cycled application that allows sufficient time for energy harvesting.
However, the sensor-based micro-scale energy harvesting introduces two funda-
mental challenges. First, the output power from a sensor is time-varying and often
minuscule. Unfortunately, current energy harvesting solutions are designed for specific
performance requirements, such as high voltage gain [26,27], high drive capability [28],
and high efficiency [29], and not optimized for interfacing with such a low-capacity
power source. Second, unlike the existing solutions that employ a dedicated energy
transducer, the sensor-based energy harvesting utilizes a sensor as both a sensing ele-
ment and a power source. Therefore, it is almost impossible to explicitly separate the
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Figure 3.1. Photograph of Senergy, a batteryless energy-neutral wireless sensing
platform that utilizes a photodiode sensor as both a sensing element and a power
source
energy harvester from an application, and a systematic method has to be presented to
address an implication of the dual use of a sensor. In order to address the challenges,
we propose Senergy, a batteryless wireless sensing platform that is powered solely
by the energy harvested from an idle sensor. We prove the concept by implement-
ing a board level prototype of Senergy using only off-the-shelf components and a
photodiode sensor (Figure 3.1). Specifically, we make the following contributions:
• We propose an exponential topology charge pump architecture that works with
an ultra-low-capacity power source that has an output voltage and current as
low as 250 mV and 6 µA, respectively. We use the charge pump to design a
system powered by a sensor.
• We present Senergy, a board level prototype of the proposed energy harvester
architecture and a 2.4 GHz wireless connectivity-equipped target system using
off-the-shelf components. A photodiode is multiplexed to function as both a
sensing element and a power source.
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• We demonstrate the utility of Senergy by implementing and evaluating two
usage scenarios: 1) adaptive transmission of sensor data, and 2) perpetual op-
eration of a mission-critical low-power sub-system (e.g., real-time clock).
• To the best of our knowledge, this is the first design that proposes a complete
self-powered batteryless solution in which the entire system is built only with
off-the-shelf components and is powered by a sensor.
The remainder is organized as follows. Section 3.2 discusses the charge pump
architecture proposed and used in our energy harvesting solution. Section 3.3 and 3.4
present hardware and software architectures of the energy harvester and accompany-
ing target system, respectively. Section 3.5 describes a rigorous evaluation that we
performed on Senergy with various usage scenarios demonstrating the utility and
capability. Section 3.6 describes related work and Section 3.7 summarize this work.
3.2 Charge Pump Architecture
The output voltage of a passive sensor is often very low and ranging in a few
hundreds of millivolt. Additionally, the output voltage is time-varying as it depends
on the physical phenomenon being sensed (e.g., light intensity). Hence, the low
voltage has to be boosted to a general operating voltage (e.g., 3.3 V) before being
utilized. A charge pump (CP) [30] is a voltage converter that is used to create a higher
or lower (in case of negative polarity) voltage by employing a network of capacitors
interconnected with switching devices such as MOSFETs and diodes. Depending on
the charge pump architecture, two or more non-overlapping clock signals control the
switching devices so as to efficiently share charge among the capacitors. As compared
to inductive voltage converters, such as Boost or Flyback converters, charge pumps
are typically preferred since it is simper in design, smaller in footprint, and lower in
cost [31]. Therefore, we decided to base our energy harvester around a charge pump
architecture. In this section, we explain the proposed charge pump architecture and
evaluate its functionality.
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3.2.1 Limitations of existing charge pump architectures
Over the past decades, several CP architectures (discussed in Section 3.6) have
been proposed to optimize the CPs for different aspects such as efficiency, size, cost,
etc. However, the ability to interface with a low-capacity power source (e.g., passive
sensor) has seldom been explored. A key property required for interfacing a low-
capacity power source is a low-power control logic. A control logic is a mandatory
circuitry generating control clocks to alternate the architectural formation of a CP to
boost input voltage. Despite the functional importance, if the power consumption of
the control logic is too high (i.e., quiescent current is too high), very little power is
left available for harvesting. To address this issue, we propose a custom exponential
CP architecture that is controlled by a sub-threshold clock generator, whose power
consumption is as low as 38 nW with a board level implementation built using off-
the-shelf discrete components.
3.2.2 Proposed charge pump architecture
The core building block, henceforth referred to as a Complex Voltage Doubling
Block (CVDB), of the proposed exponential CP architecture and its basic operation
are illustrated in Figure 3.2 and Figure 3.3, respectively. The CVDB is a self-contained
generic voltage doubling block in the sense that it doubles input voltage regardless
of an overall CP architecture where it belongs to. A CVDB consists of two input
ports and one output port. Every successive half clock period, the block transforms
from a parallel configuration of capacitors to a series configuration and vice-versa
by using two non-overlapping control clocks (generation of the control clocks will
be discussed in Section 3.2.4). As shown in Figure 3.3(a), during the first half clock
period (φ1 = H), the capacitors are in a parallel formation, and C1 and C2 get charged
to Vin. During the following second half clock period (φ1 = L), the capacitors are
connected in series summing up the voltages VC1 and VC2 as shown in Figure 3.3(b).
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Figure 3.2. The core building block (CVDB) of the proposed charge pump architec-
ture
Since the voltage doubling is accomplished by the MOSFET switch M1 that con-
nects C1 and C2 in series during the boosting phase, the drain and source voltages of
M1 have to be equal to completely transfer charges between the top plate of C1 and
the bottom plate of C2. This requires the gate voltage (Vg) to be greater than or equal
to VC1+Vgs(th). In other words, M1 requires Vg greater than that of the power source.
To address this issue, the interconnecting MOSFET switch M1 acquires the required
Vg from a static resistive-load inverter (R1-M3) operated using the boosted voltage
output (φ2). Thus, the magnitude of the back-gating voltage is always sufficient to
completely turn on M1 if the voltage level of the input ports are identical and Vgs(th)
is less than or equal to Vin. After the diode that blocks reverse current flow, a load
capacitor connected to the output port can be charged up to 2Vin − Vf , where Vin is
input voltage, and Vf is forward voltage drop of the diode.
3.2.3 Example of two-stage configuration
In this section, an example of two-stage exponential CP configuration is demon-
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Figure 3.3. Basic operation of the CVDB
constructs an exponential CP architecture. The two-stage exponential CP configu-
ration and its basic operation are shown in Figure 3.4. As seen in the figure, it
includes a Fundamental Voltage Doubling Block (FVDB) in addition to the CVDB.
The FVDB is identical to the CVDB, except for the absence of the back-gating in-
verter. The FVDB shares the inverter output, φ2, of the CVDB in the same stage to
avoid additional power dissipation. Thus, each stage requires only one CVDB, and
the remaining voltage doublers can be configured using FVDBs.
The output voltage, 2Vin−Vf , of both the CVDB and the FVDB in the first stage
is fed to another CVDB in the second stage as its inputs. The second stage CVDB
produces output voltage of 4Vin − 3Vf and, thus, accomplishes exponential voltage
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Figure 3.4. Example of a two-stage exponential charge pump configuration and its
operation
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denotes the stage number, Vin is the input voltage, and Vf is forward voltage drop of
a diode.
Vout = 2
N(Vin − Vf ) + Vf (3.1)
Each voltage doubling block alternates its hardware architectural formation be-
tween parallel and series configurations for the capacitors. While the voltage doubling
blocks in the same stage behave the same sequence of parallel and series configura-
tions, those in the adjacent stage behave the opposite sequence. Considering the
two-stage configuration as an example, while the capacitors of the voltage doubling
blocks in the first stage are in series configuration to double the capacitor voltage,
the capacitors of the CVDB in the second stage are in parallel configuration to be
charged up to the output voltage of the first stage voltage doubling blocks. During
the following half clock period, the CVDB in the second stage doubles the voltage
of its own capacitors. As a consequence, the capacitors of the CVDB in the second
stage function as intermediate energy storage elements. Considering the minuscule
amount of power available from the source (e.g., passive sensor), this is one of the most
important architectural features contributing to the overall success of the proposed
exponential CP architecture.
3.2.4 Control unit design
The CP architecture requires a control unit that generates two non-overlapping
clocks that are used to alternate the circuit formation between series and parallel
configurations. The control unit is an essential component of all CP architectures.
However, the power consumption of the control unit translates into an overhead and
often renders a CP infeasible or impractical to use due to the little power left available
after operating the control unit. For example, the control unit in Dickson CP [32]
has to be driven with a high amount of current to prevent the clock used for voltage
doubling from collapsing. To address this problem, we designed an ultra-low power
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control unit consisting of a sub-threshold nanowatt level RC oscillator that is followed
by a clock magnitude amplifier. Figure 3.5 shows the architecture of the control unit.
The nanowatt level power consumption is achieved by exploiting the sub-threshold
characteristics of N-channel enhancement MOSFETs. A MOSFET is operating in the
sub-threshold region if the gate to source voltage, Vgs, is lower than its threshold volt-
age Vgs(th). In this region, most applications consider the MOSFET to be turned off
since the current flowing through the MOSFET is negligibly small. However, a small
amount of current still flows through, and an exponential relationship with Vgs is ob-
served. Therefore, even in the sub-threshold region, we have control over the drain to
source current Ids. As an example, for a particular commercial MOSFET, ALD110904
(Vgs(th)=0.4 V) from Advanced Linear Devices, that we use for Senergy, the RC os-
cillator can operate down to 0.14 V [33]. The frequency of the clock generator is
generally determined by fosc = 1/(2πR5Cosc). The charging of Cosc is limited by R3
+ R4 and the discharging of Cosc is limited by the current drive of M3. Once the
circuit starts oscillating, two non-overlapping clocks are produced using the output
buffer amplifiers M4 and M5. Subsequently, the clock magnitude amplifier increases
the magnitude of the clocks to a predefined level. From an architectural standpoint,
the clock magnitude amplifier is a linear topology CP, which is built using the CVDB
as a core building block.
In the following sections, we discuss and evaluate the hardware architecture and
implementation of the Senergy platform. The Senergy platform consists of an
energy harvester board (EHB) and a target board (TB), which share a passive sensor
as both a sensing element and a power source. The EHB harvests the output power
of a passive sensor using the proposed exponential CP. Then, the harvested energy
is stored into an energy storage element during idle time to intermittently power the
































Figure 3.5. Control unit architecture
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3.3 Senergy Energy Harvester Board
The prime design objective of the Senergy EHB is to provide a hardware archi-
tectural support for the dual use of a passive sensor as both a sensing element and
a power source. Figures 3.6(a) and 3.6(b) depict the hardware block diagram and
implementation of the EHB, respectively.
3.3.1 Hardware architecture
As shown in Figure 3.6(a), the hardware architecture of the EHB consists of four
blocks (i.e., a passive sensor, branching block, control unit, and a pair of the proposed
exponential charge pump). The branching block diverts the output power of a passive
sensor either to the energy harvester, which includes the control unit and a pair of the
proposed exponential CP, or to a target board for sensor data measurement. The pair
of the proposed exponential CP operating on opposite phases of the control clock fully
utilizes the output power of the sensor for energy harvesting. To be specific, one CP
is in the charging phase while the other CP is in the boosting phase, and vice versa
according to transition of the control clock. Finally, the output of each charge pump
is stored onto two different capacitors Cstor1 and Cstor2. The energy available on both
the capacitors is used to power a target system. The EHB hardware architecture is
further demonstrated in detail with an implementation in the following section.
3.3.2 Hardware implementation
We choose a photodiode S1133-01 from Hamamatsu Photonics as the sensor for
the EHB. The short circuit current of a photodiode varies linearly with the intensity
of incident light. The measured short circuit current, Isc, of S1133-01 is 2.1 µA under
100 lx. The open circuit voltage, Voc, is typically 430 mV for the light intensity of an
ordinary office environment and 600 mV for outdoor on a cloudy day, respectively.
1 Dashed line denotes that the components are placed on the back side 2 The other charge pump































(a) Hardware block diagram of the energy harvester board1
(b) Front side image of the energy harvester board2
Figure 3.6. Senergy energy harvester board
50
Since the photodiode is functionally a current source, the output voltage diminishes as
the current draw increases. Therefore, the input impedance of the energy harvester is
carefully sized and controlled to prevent the voltage of the photodiode from collapsing.
Although a perfect isolation is preferred for the branching block to completely
divert the sensor output either to the energy harvester of the EHB or to the TB,
for certain types of sensors (e.g., photodiode), such a mutually exclusive operation
might not be necessary. In particular, the branching logic of the EHB employs a
1 Ω shunt resistor between the photodiode and the CPs as shown in Figure 3.11.
While the impact of the shunt resistor is negligible for the energy harvesting as well
as the sensor measurement, this architecture simplifies overall design. The TB can
sample the sensor data by measuring the voltage difference across the shunt resistor
(discussed in Section 3.4).
During energy harvesting, the output power of the sensor is delivered to the pair of
the proposed exponential charge pump that has four-stage configuration for each. The
organization of the voltage doubling blocks and the associated output voltage levels
are shown in Figure 3.7. For the resulting output voltage, the diode loss accumulates
exponentially with the number of stages and, hence, degrades the voltage boosting
performance considerably. Equation (3.1) highlights the importance of minimizing
diode loss in our CP implementation. Therefore, we use an ultra-low forward voltage
drop Schottky Barrier diode3 that has forward voltage drop of 100 mV for tens of µA of
current. Additionally, the EHB employs low-threshold (0.2 V and 0.4 V) MOSFETs4
for both the charge pump and the control unit to achieve efficient switching in the
presence of low input voltages.
The energy being harvested is stored into the storage capacitors Cstor1 and Cstor2,
which are connected to the last stage of each CP. The size of the capacitors can be
adaptively determined for application requirements. Furthermore, the two capacitors
can be tied up to facilitate bigger capacity.
3 NSR0240P2T5G from On-Semiconductor 4 N-channel enhancement mode MOSFET ALD110904































Figure 3.7. Four-stage configuration of the proposed exponential charge pump archi-
tecture implemented on the energy harvester board
3.3.3 Evaluation
The voltage boosting performance of the proposed exponential CP implementa-
tion is shown in Figure 3.8. To characterize the performance, we measured the input
current, input voltage, and output voltage of the CP while the incident light intensity
on the photodiode was varied. In the experiment, the output of each CP was tied up
and stored into a capacitor of 1 µF. Despite the large number of discrete components
count and the resistive inverters in the CVDBs, the CP begins to boost input voltages
and current from 250 mV and 6 µA, respectively. The measured current consump-
tion of the control unit alone was only 150 nA, and the difference to the minimum
operating current is interpreted as a leakage resulted from the discrete component-
based implementation. The evaluation result shows the architectural success of the
proposed exponential CP, and the leakage current can be significantly minimized with
an IC integration.
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Figure 3.8. Charge pump voltages vs. input current
3.4 Senergy Target Board
3.4.1 Hardware architecture and implementation
To demonstrate the systematic way of using a passive sensor as both a sensing
element and a power source, we designed and implemented an application TB that is
to be powered by the harvested output power of the sensor available on the EHB. The
TB is designed to be plugged on top of the EHB so that they can share the photodiode
and the energy storage elements. The hardware block diagram and the photograph of
the implementation are shown in Figures 3.9(a) and Figure 3.9(b), respectively. As
shown in the figures, the TB consists of five blocks (i.e., RF communication module,
power management unit, sensor readout circuit, real-time clock, and USB-to-serial
interface).


















































































































(a) Block diagram of the Senergy target board
(b) Photograph of the Senergy target board5
Figure 3.9. Block diagram and photograph of the Senergy target board
RF communication module
The TB is a typical wireless sensor node that transmits ambient light intensity
over the 2.4 GHz ISM band using an RF SoC CC2530 from Texas Instruments. The
TB uses a commercial CC2530 RF communication module to avoid design complexity
associated with the RF design.
Power management unit
The power management unit (PMU) controls the current flow between the EHB















Figure 3.10. Power gating circuit in the power management unit of the Senergy
target board
a pair of power gating circuit (PGC) for each CP. It is important to isolate the TB
from the storage capacitors of the EHB until a sufficient amount of energy has been
harvested. The PGC in the PMU conducts the isolation with only 160 nA. The PGC
includes a supply voltage supervisor (SVS)6, a load switch7, and a buffer8. The SVS
constantly monitors the voltage level of the Cstor and releases the active-low reset pin
once the capacitor voltage reaches a predefined threshold voltage. Although it is an
efficient and effective way of activating the load switch, however, the load switch is
immediately deactivated since the voltage of Cstor falls below the threshold voltage of
VSV S_off as soon as Cstor starts discharging to operate the TB. In order to prevent
such an immediate shutdown, a buffer with a very short propagation delay (5.3 ns) is
placed right after the load switch. The capacitor C1 connected to the output pin of
the buffer gets charged first and holds up the reset signal line of the SVS. As a result,
the active duration of the load switch (i.e., the duration of powering to the TB) can
be controlled by accordingly sizing C1 for application requirements. In addition, an
application running on the TB also can deactivate the load switch by pulling down
its enable signal upon the completion of a given task. Furthermore, in this case,
the CRS can redistribute or balance the remaining energy of Cstor1 and Cstor2. The
CRS is a switch that bridges the current path between Cstor1 and Cstor2. The charge
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Figure 3.11. Sensor readout circuit
redistribution mechanism enables flexible reconfiguration of the storage capacitors by
introducing a channel for energy exchange. The use of the CRS will be discussed in
Section 3.5.1 with an example scenario.
Sensor readout circuit
The schematic view of the sensor readout circuit is depicted in Figure 3.11. The
sensor readout circuit is fundamentally a differential amplifier that amplifies the volt-
age difference across the shunt resistor that is placed in the middle of the photodiode
and the CP. The operational amplifier9 that consumes only 13 µA is driven using the
output power of a GPIO pin of the CC2530 MCU. With the 12-bit ADC and 1.15 V
internal band-gap voltage reference of the MCU on the TB, it is possible to measure
up to around 273,800 lx with a resolution of 133 lx.
Real-time clock andn USB-to-serial interface
To maintain a notion of time, the TB is also equipped with a real-time clock
(RTC) IC10 that consumes only around 100 nW of power. In addition, for RTC time
9 ADA4051 from Analog Device 10 PCF2123 from NXP
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synchronization, the TB also has a USB-to-serial interface11. Before deployment, the
RTC time can be synchronized with the wall-clock time through this interface. While
the TB is plugged into the USB interface, it is also possible to charge the storage
capacitors using USB port power.
3.5 Experimental Evaluation
We evaluated the Senergy platform using two experiments. Fundamentally,
there are two operating strategies for applications depending on their power require-
ments. If the power requirement of an application exceeds the output capability of
the CP, we can harvest the output power over time and intermittently power the
application. Otherwise, if the power requirement is less than or equal to the output
capability of the CP, we can perpetually power the application. The first experiment,
namely adaptive sensing, is comprehensive in the sense that it includes both aspects
of the intermittent and the perpetual powering. In the second experiment, we demon-
strate an in-depth discussion about a perpetually-powered mission-critical low-power
sub-system such as real-time clock.
3.5.1 Adaptive sensing
In this application scenario, we demonstrate how Senergy enables sampling and
transmitting of RTC-timestamped sensor data by utilizing the sensor as both a sens-
ing element and a sole power source of the entire platform. The objective is to
intermittently power the entire system to sense and transmit the light sensor data
while perpetually power the real-time clock so as not to lose the information of the
synchronized time.
Algorithm 1 describes the operational procedure to accomplish the objective. We
define Ctb as the capacitor that supplies power from the EHB to the TB, and Crtc as
the dedicated power source of the RTC sub-system. Before deployment, the on-board
11 CP2102 from Silicon Labs
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Algorithm 1 Sense and Transmit Evaluation Application
Inputs
1: Vth1: Minimum voltage required to execute given application
2: Vth2: Critical RTC voltage
3: Lth1: Minimum light level required for EHB to harvest energy
Steps
1: while TB is powered do
2: if USB is connected then
3: Charge Ctb and Crtc;
4: Synchronize RTC with wall-clock time;
5: else
6: if RTC time is synchronized then
7: s← getLightSensorData();
8: t← getRTCtime();
9: Timestamp the sensor data;
10: if s >= Lth1 then
11: if Sleep timer is not initialized or expired then
12: VCtb = getV oltageOfCtb;
13: end if
14: if VCtb >= Vth1 then
15: VCrtc = getV oltageOfCrtc;
16: if VCrtc <= Vth2 then
17: Enqueue the sensor data;
18: Redirect charge from Ctb to Crtc;
19: else
20: Construct a packet;
21: Transmit the packet;
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Algorithm 1 Sense and Transmit Evaluation Application (continued)
22: end if
23: else
24: Enter extended sleep mode;
25: end if
26: else
27: Enqueue the sensor data;
28: Enter extended sleep mode;
29: end if
30: end if
31: Enter normal sleep mode;
32: end if
33: end while
RTC is synchronized using the USB-to-serial interface. In the meantime, the storage
capacitors of the EHB also get fully charged. Thus, Senergy avoids the initial
charging overhead of the capacitors. Once deployed, first, software flags associated
with the time synchronization are checked to verify whether the RTC time has been
synchronized with the wall-clock time. As soon as this is confirmed, the application
samples the sensor data. However, before transmitting the measured sensor data, the
TB compares the measured light intensity with a predefined threshold light intensity
to check if the light intensity (i.e., the output power of the sensor) is sufficient enough
to continuously power the RTC. In order not to lose the time-sync, the algorithm
makes a conservative decision and puts the system into a sleep mode after queuing
the sensor data in a circular buffer. To be specific, Senergy supports two different
sleep modes, namely, extended sleep mode (ESM) and normal sleep mode (NSM).
The ESM allows extended time for the EHB to harvest sufficient energy in case of
constrained light intensity whereas the NSM just reduces the power consumption
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Figure 3.12. Number of successful sensor data transmissions vs. time of day
Lth1, the system enters the ESM. As a next step, the energy remaining in Crtc is
measured. In the event that the remaining energy is less than the energy required
for maintaining RTC time, the energy available in Ctb is redirected to Crtc using the
CRS. Otherwise, Senergy transmits a packet with the timestamped sensor data
before entering NSM.
The experimental setup and test conditions are described below. The output of
the CPs are tied up and supplied to the 330 µF capacitor (Ctb). The RTC IC on
the TB is configured to be powered by a 30 mF super-capacitor (Crtc)12. The super-
capacitor is fully charged before deployment using USB port power when the TB
is connected to a PC via USB for time synchronization. The TB can be powered
whenever the voltage of the super-capacitor attains 2.66 V, which is the predefined
threshold voltage level of the SVS in the PMU. A base station is placed at a distance
of 10 m to receive packets from Senergy platform. The experiment was deliberately
conducted in an outdoor environment during a day with varying weather conditions.
12 PAS311HR-VA6R from Taiyo Yuden
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On the day of experiment, the weather condition was radically changing, and it
started by being sunny with clear sky and transitioned to a cloudy overcast weather
as the day progressed. Moreover, in the course of the experiment, there was light rain
intermittently.
Figure 3.12 shows the light intensity, and the number of packets received at the
base station for every 15 minutes. In addition to that, the weather condition for
every hour is depicted above the graph (taken from The Weather Channel13). As
shown in the figure, the number of packets received depends on the light intensity,
except at the beginning of the experiment. This is because the 330 µF capacitor
is initially discharged and therefore, energy is spent in charging it up. During the
experiment, a total of 188 packets were received and the average interval between
each packet was 100 seconds. Therefore, the Senergy platform can be used for any
light intensity sensing application that has sensing interval longer than the average
charging time. Considering the fact that such applications are heavily duty cycled
and that outdoor light intensity changes relatively slowly, the minimum interval that
Senergy supports can easily meet the operation requirements of most applications.
3.5.2 Perpetually powered sub-system
A RTC is a critical component in embedded systems, which enables correlation
of its internal activities with the external world. Other than time keeping, RTC per-
forms several other important functions such as synchronization, alarms, and periodic
interrupts. Therefore, it is imperative that the RTC sub-system has an uninterrupted
power supply. The RTC sub-system can perpetually operate if the output power of
the CP meets its power requirements. Due to the ultra-low power consumption of a
typical RTC IC, the EHB is capable of supplying the required power even in chal-
lenging environments. For instance, the RTC IC used in this work can operate down
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Figure 3.13. Power consumption of the Senergy target board power consumption
for sensing and transmitting a single data packet
to 1.1 V with current consumption of 100 nA. We experimentally confirmed the
perpetual operation of RTC.
In the preceding experiment, we confirmed that the Senergy platform can trans-
mit a total of 188 packets per 315 min under mostly cloudy weather condition. As
shown in Figure 3.13, the TB consumes 0.02 µA h of energy at 2.66 V for 6.25 ms.
Given the fact that each sense and transmit operation consumes 0.02 µA h, we com-
pute the total energy harvested by the EHB to be 3.76 µA h. This is equivalent to
the amount of energy required to operate the RTC IC for 37.6 hours. The analysis
concludes that the amount of the harvested energy is more than enough to operate
the RTC IC overnight until the next sun rise.
3.6 Related Work
3.6.1 Self-powered systems
Self-powered sensor systems, which rely on some form of energy harvesting or en-
ergy scavenging, are widely prevalent [34–38]. Often, such systems are constructed
with a dedicated energy harvesting component (like a solar cell, piezoelectric element,
62
thermoelectric generator, etc.), and an independent sensor. The primary focus of re-
search in such systems has been to optimize the energy harvesting circuitry [39,40] or
to optimize the sensor itself [41]. For example, Tsui et al. [42] fabricate and demon-
strate a computational module with a dedicated energy harvesting component to
power the system with input voltages as low as 190mV. The sensing circuit, in this
case, is independent of the energy harvester. In addition, a thorough analysis and
discussion of the various trade-offs present in such a design are not discussed. Com-
paratively, Senergy proposes to scavenge the energy output from the sensor during
idle time and use it as an energy source for the system during active state. In [43,44],
self-powered sensor systems are described wherein the sensor output is multiplexed
as a power source. Pan et al. [43] simulate a system powered intermittently by low
level vibrations of a piezoelectric element that is also used as a sensor. However, the
simulations do not account for the RC losses involved in a real deployment and tends
to an ideal case. On the other hand, [44] demonstrates a self-powered inertia sensor
but does not analyze a system where the sensor is used as the power source. Our
work demonstrates Senergy, a wireless embedded system that is integrated with a
photodiode, which functions as a light sensor in active state, and as a power source
in idle state. We quantify our results and discuss the trade-offs involved in designing
such a perpetual system.
3.6.2 Charge pump architectures
In energy harvesters, utilizing charge pumps for boosting the input voltage is a
well-known technique. There has been sufficient interest in the research community
for optimizing the efficiency of charge pumps [45–47]. Charge pump architectures can
be broadly classified into Dickson, Fibonacci, and exponential. In a Dickson charge
pump [48], the voltage gets boosted linearly with each successive stage. In contrast,
the Fibonacci and exponential architectures are non-linear architectures. Voltage gets
incremented as a Fibonacci sequence across stages in the Fibonacci architecture [49],
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while voltage is boosted exponentially with each subsequent stage in an exponential
charge pump architecture [47, 50]. Senergy borrows concepts from all the three
architectures but is most closest to the exponential architecture. A Dickson charge
pump multiplies the voltage by transferring charge across symmetric stages separated
by diodes [48, 51, 52]. Diodes are implemented to isolate each stage, and to prevent
any back-flow of charge. Implementing diodes minimizes the control logic required
for the architecture. However, the associated voltage drop with diodes decreases
the multiplication efficiency of the charge pump. For example, in a charge pump
architecture that employs MOSFET-based diodes, the diode drop can be attributed to
the Vth of the FET. On the other hand, charge transfer switches (CTS) use MOSFETs
that are statically controlled by the output voltages of forward stages for toggling the
MOSFET switch ON and OFF [53]. By implementing a feedback control, the gate-
source voltage of the MOSFET is increased, and therefore the lower voltage output
of a stage can be equal to the highest voltage at the input. Wu et al. [54] improves
the efficiency of the CTS-based architecture by introducing dynamic feedback control
from succeeding stages. Our charge pump architecture in Senergy utilizes diodes
as well as dynamic CTS to optimize the voltage efficiency and minimize the control
circuitry power dissipation.
Common charge pump architectures employ two non-overlapping clocks for op-
eration. Therefore, two charge-pumps could be operated in parallel with inverted
control logic and this ensures a continuous charge transfer to the output stage capaci-
tor [55]. Senergy also follows the same principle to maximize the energy harvesting
time. Conventional exponential charge pump circuits are symmetric in nature [47].
The architecture is designed such that a fundamental block is repeated in each stage.
Senergy, even though it is an exponential charge pump in nature, has a custom
charge-pump architecture utilizing sub-threshold MOS-characteristics to achieve the
desired output. The charge pump architecture consists of multiple distinct funda-
mental blocks, which make up the different stages of the architecture. Our approach
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adopts the strengths of all the previous architectures to optimize for conversion effi-
ciency in the presence of non-idealities.
3.7 Summary
We have presented a novel embedded systems architecture that utilizes a sensor as
both a sensing element and a power source. We also demonstrated the entire design
flow that spans from energy harvesting to utilization of the harvested energy. As a
proof of concept, we designed and implemented the Senergy platform, a batteryless
energy-neutral wireless sensing platform that is powered by a photodiode sensor.
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4. TELEPROBE: ZERO-POWER CONTACTLESS
PROBING FOR IMPLANTABLE MEDICAL DEVICES
4.1 Introduction
The development of implantable medical devices (IMDs), such as cardiac implants,
neuro-stimulators, etc., has revolutionized the monitoring, diagnosis, and treatment
of a wide range of medical conditions. Given their direct impact on human safety, the
need for reliable operation is a fundamental, non-negotiable requirement in IMDs. The
challenge of ensuring reliable operation is exacerbated by the fact that IMDs are phys-
ically inaccessible after implantation, which severely limits post-deployment visibility
into system operation. To address this issue, IMDs are increasingly being equipped
with wireless connectivity to enable health care professionals to non-intrusively mon-
itor a patient’s health and device status. Although wireless connectivity in IMDs
enables convenient and timely access to medical data and device status, it incurs
a significant power overhead that translates into diminished battery life (i.e., more
frequent battery replacement, which usually involves surgery). Therefore, run time
monitoring of an IMD for extended durations over a wireless channel is, simply put,
an impractical solution.
Test instruments such as oscilloscopes (which allow the direct probing and moni-
toring of electrical signals/nodes of interest in a hardware platform) have long proven
to be an invaluable tool in the arsenal of troubleshooting/debugging aids available to
embedded system designers. Inspired by their widespread utility, this work attempts
to answer the following question: “Is it possible to design a remote, contactless probing
mechanism for IMDs that enables oscilloscope-like monitoring of signals, but imposes
only a minimal (or possibly even zero) power overhead on the IMD itself?" We answer
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Figure 4.1. Conceptual overview of the TeleProbe system
knowledge) that enables continuous and direct wireless readout of analog and digital
electrical signals from an IMD with zero-power consumption on the IMD side. The
conceptual diagram of the probing mechanism we propose is depicted in Figure 4.1.
Inside the IMD is a passive probe-like part attached to the node of interest (NOI)
that needs to be monitored. An external device (ED) wirelessly reads the signal
from the probe in real time, without the need for the microcontroller (MCU) or radio
transceiver to be involved in the readout process. Furthermore, in addition to the
passive probing, the proposed mechanism can also be used for ultra-low power wire-
less data transmission from the IMD to the ED in an active manner. Specifically, we
make the following contributions:
• We propose TeleProbe, an in-situ remote measurement system for IMDs,
which achieves oscilloscope-like functionality by allowing direct readout of ana-
log/digital signals wirelessly. TeleProbe is based on the basic technique
of inductively-coupled LC readout. We detail the operating principle be-
hind TeleProbe using an analytical model and perform simulation studies
to demonstrate the basic technique in action.
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• Based on the LC readout technique, we construct a continuous monitoring so-
lution for any arbitrary analog/digital signal in the IMD. The most important
feature of TeleProbe is that it requires no power from the IMD. The combina-
tion of direct readout and inductive coupling enables TeleProbe to completely
eliminate all the power overheads associated with conventional radio-based wire-
less monitoring.
• The active use of the proposed system also enables ultra-low power wireless data
transmission from the IMD to the ED. The energy required for the communi-
cation is 95 fJ/bit for the on-board probe as a physical layer and 114 nJ/bit for
the entire system where the processing core and the communication peripheral
in a MCU are active.
• We have designed and implemented prototypes of both an IMD and an ED as
embodiments of the proposed concept. We use the prototypes to evaluate the
performance of TeleProbe and demonstrate its utility and capability in the
context of three usage scenarios, namely i) monitoring of the power state of
IMDs for inference of device behavior, ii) continuous monitoring of traffic on an
internal I2C digital communication bus, and iii) ultra-low power active wireless
data transmission from an IMD to an ED.
4.2 Related Work
In this section, we present a brief overview of prior work that offloads the com-
munication overhead in wireless links from IMDs to EDs.
4.2.1 LC readout
LC (inductor-capacitor) readout is a wireless measurement technique for a capac-
itive or an inductive sensor at a remote location. The fundamental principles are
identical for both capacitive and inductive sensors, hence we describe the principles
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with capacitive ones. The sensors typically do not require a local power source to
function. Rather, the sensors autonomously convert a physical quantity of interest
into a capacitance value. The sensors form a LC tank circuit with a complementary
inductor of fixed value so that the sensor output changes the resonant frequency of
the LC tank circuit. An ED with another inductor (primary coil) is inductively cou-
pled to the inductor (secondary coil) of the LC tank circuit. The ED sweeps over the
certain frequency range where the resonant frequency is possibly located in. From
the resonant frequency found, the ED derives the current capacitance of the sensor
and, in turn, the physical quantity. The signal processing involved in finding the
resonant frequency is resource-demanding and computationally-intensive. However,
the LC readout system offloads such demands to EDs and maintains the sensor cir-
cuitry as simple as possible. Nopper at el. [56, 57] introduced various types of LC
sensor applications and readout techniques. The LC sensors are preferable for IMDs
where the absence of an on-board power source facilitates miniaturization. Chen at
el. [58] reported a 4-mm planner coil-based LC sensor implant for glaucoma patients’
intraocular pressure sensing, and Fonseca at el. [59] designed a flexible LC sensor
for abdominal aortic aneurysms pressure measurement. However, the LC readout
technique is limited to special types of sensors and not applicable to system-level
monitoring.
4.2.2 Backscattering
Backscattering is a digital communication technique that reflects power with a
modulation to encode data. Backscatter communication is initiated by a reader radi-
ating power to a remote device. The remote device reflects a portion of the received
power back to the reader using various types of modulation techniques [60]. The
reader decodes the data from the reflected power. The remote device can be substan-
tially miniaturized because reflecting power can be done with a very simple circuitry
compared to active transmitters. Often the remote device is operated using the re-
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ceived power at the expense of added hardware components such as rectifiers and
voltage regulators. As compared to the traditional communication techniques, the
backscattering technique significantly reduces the power overhead for the remote de-
vice. For instance, Besnoff at el. [61] reported a near field backscatter supporting
16.4 pJ/bit at 30 Mbps for in-vivo biotelemetry, and Thomas at el. [62] introduced
far field backscatter with 16-QAM achieving 15.5 pJ/bit at 96 Mbps.
Although the backscattering is a general communication mechanism that dramat-
ically reduces the power consumption of the communication link itself, the power
consumed by a controller (e.g., MCU) that governs the link is often neglected in
spite of its significant contribution to the system power consumption. Backscatter
communication inevitably requires the controller to stay active for data acquisition
and processing, which is never free in terms of power. In fact, for instance, the
pico-joule level energy consumption reported in [61] is of the radio-related compo-
nents only, such as the RF switch, which is to replace conventional radio circuit. In
contrast, TeleProbe keeps the controller in a low power mode during signal mon-
itoring. Furthermore, TeleProbe also supports an active data transmission that
achieves several orders of magnitude smaller power consumption compared to the
aforementioned backscatters.
4.3 TeleProbe Circuit and System
In this section, we first discuss the design principles and main features of
TeleProbe to enable remote, conactless probing with zero power consumption.
Next, we derive an analytical model and perform simulation studies to describe the
TeleProbe circuit. Finally, the operating principle of the TeleProbe system is
explained.
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Figure 4.2. Advantage of the proposed system
4.3.1 TeleProbe overview
The architectural difference between TeleProbe and conventional wireless mon-
itoring system is depicted in Figure 4.2 using an example of analog sensor reading.
Reading sensor output is the most elementary in-situ monitoring of IMDs. However,
even the simple task involves multiple steps for data processing and transmission, as
illustrated in Figure 4.1(a). In order to read an analog signal from the sensor, i.e.,
the voltage of the NOI, the MCU needs to convert the analog voltage into a digital
value, prepare packets containing the data, and transmit the packets through the
radio. The MCU and the radio must actively engage in this process and dissipate a
significant amount of power, which make prolonged monitoring prohibitive.
We accomplish zero-power measurement by eliminating the needs for data con-
version, processing, and transmission. Figure 4.1(b) illustrates the basic concept of
TeleProbe that we propose. TeleProbe achieves direct wireless readout of the
NOI voltage (Vnoi) using a simple LC tank circuit. The LC tank is an intermediary
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that automatically converts Vnoi to the resonant frequency, which is remotely measur-
able by the ED through inductive coupling. Specifically, the LC tank circuit employs
a varactor for the conversion. A varactor is a passive device that exhibits a varying
capacitance depending on the voltage applied across it, which is called the tuning volt-
age. We use Vnoi as the tuning voltage in order for the ED to back-translate Vnoi from
the resonant frequency measured. Neither the MCU nor the radio is engaged in this
readout process.
This varactor-based LC readout technique features the following advantages de-
sirable for severely energy- and size-constrained IMDs:
• Zero-power consumption. The LC tank circuit in the IMD does not ac-
tively consume power to function, and the power overhead is fully imposed on
the ED, which is relatively less energy-constrained. Although the presence of
the LC tank circuit introduces a leakage path, however, the minuscule leakage
current, typically ranging in the picoampere (pA) level, is considered negligible
compared to the system-level power consumption of a typical IMD and gener-
ally assumed to be zero. Furthermore, the direct readout truly bypasses other
system components of the IMD (e.g., MCU, radio) and eliminates the associated
power dissipation.
• Small footprint. The LC tank circuit requires only a few discrete components
(two components at a minimum, i.e., a varactor and an inductor of a fixed
value).
• Low impact on signal integrity. The diode characteristics of a varactor pre-
vent excessive leakage. Also, loading effects caused by the varactor capacitance
can be effectively suppressed using an isolation resistor between the NOI and
















Figure 4.3. Fundamental circuit model of TeleProbe
4.3.2 TeleProbe circuit
The TeleProbe circuit is composed of the LC tank circuit in the IMD and the
reader circuit in the ED, which are inductively coupled to each other. We first explain
the fundamental principle of the inductively coupled circuits using an analytical model
and SPICE simulation, then, describe how the varactor-based LC tank circuit is
configured for the readout of IMD signals.
Fundamental circuit model
Figure 4.3 shows the schematic view of a pair of inductively coupled circuits.
The left-hand side is the secondary circuit to be implemented in the IMD, and the
right-hand side is the primary circuit to be implemented in the ED. The equivalent
capacitance of the secondary circuit, Cs, is the combination of the variable varactor
capacitance Cvar and the constant base capacitance Cbase. While the resonant fre-
quency varies with Cvar, the base of the variation is determined by Cbase. Once an
inductive channel is established, the equivalent impedance Zeq viewed from the ED
can be derived using circuit analysis as,

















where Lp is the inductance of the primary coil, Rp is the resistance of the resistor
in series with the Lp, f is the excitation frequency, f0 is the resonant frequency of
the secondary circuit, Q = RS−1(LSCS−1)1/2 is the quality factor of the secondary
circuit, and k is the coupling coefficient [56,57]. Calculating the impedance real part
from (4.1) leads to










If the Q is large compared to unity (Q 1), Re{Zeq} is maximized at the resonant




= Rp + 2πf0LPk
2Q. (4.3)
Therefore, the resonant frequency, which is monotonically varying according to
Vnoi, can be obtained from the magnitude frequency response. For example, if ex-
citation voltages (Vexc) of constant peak-to-peak amplitude and variable frequency
are applied to the primary circuit, the Rp and Lp in series connection function as a
frequency-dependent voltage divider, and the voltage of the measurement point (Vpoi)
gives its minimum at the resonant frequency of the secondary circuit.
SPICE simulation
Parametric sweep simulations of the fundamental circuit have been performed
using LTspice IV for variable capacitance Cvar and coupling coefficient k, respectively.
The simulation setup and results are shown in Figures 4.4 for the varying Cvar, and in
Figures 4.5 for the varying k, respectively. As shown in Figure 4.4(b), the magnitude
frequency response of Vpoi exhibits a unique dip at f = f0. Therefore, by virtue of
the one-to-one mapping between Vnoi and the varactor capacitance, the ED can find
Vnoi, which caused the capacitance to change.
For accurate and precise measurements, Cvar should be a sole parameter affecting
the Vpoi measurement. However, the coupling coefficient k may have a minor impact
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(b) Variation of Vpoi by Cvar
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(a) Simulation with variable Cvar
Figure 4.4. LTspice parametric sweep simulation results for variable capacitance
as well. The coupling coefficient is mostly affected by the geometry of the coils,
and the relative location of the IMD with respect to the ED cannot be precisely
determined after implantation. The simulation results demonstrate the negligible
impact of k on f0. As shown in Figure 4.5(b), the variation of k only affects the
magnitude of minimum Vpoi, and the locations of the minimum Vpoi (i.e., resonant
frequency) are nearly invariant of k. For 0.01 ≤ k ≤ 0.99, the RMSE of f0 found
from the simulation as compared with its theoretical value is only 4.751 kHz, which
corresponds to ±2.34 pF for Cs = 3 nF (±0.078%). The error can be kept at a
negligible level by having high Q compared to unity or can be accurately calculated
by (4.2) with the Q value measured using the full-width-at-half-maximum (FWHM)
method [56].
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(b) Variation of Vpoi by k
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(a) Simulation with variable k
Figure 4.5. LTspice parametric sweep simulation results for variable coupling coeffi-
cient
Another thing to note is the small inductance of the coil for the IMD. As seen
in (4.2) and (4.3), Rmax is a function of Lp only, hence Ls can be kept small. This
property is well suited for IMDs that require miniaturized implementation. In this
simulation, Ls is set to 57 nH, which is the inductance of the 4-mm disk coil used for
the intraocular pressure sensor in [58].
TeleProbe LC tank circuit design
In practice, adding Cbase and Cvar introduces an additional load capacitance to
the NOI. Although this additional capacitance is not significant, we further suppress
potential signal distortion by i) employing an isolation resistor Riso between the NOI
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Figure 4.6. TeleProbe LC tank circuits
and the varactor, and ii) replacing the base capacitor with another varactor for back-
to-back configuration. The modified LC tank circuit for readout of a single-channel
analog/digital signal is presented in Figure 4.6(a).
TeleProbe also supports multi-channel monitoring of digital signals. Instead
of using a single pair of back-to-back varactors, we compose a varactor network so
that its equivalent capacitance is unique dependent on the combination of multiple
bits. As long as each bit combination is represented as a unique Cvar, it is possible to
monitor multiple NOIs. Figure 4.6(b) shows a simple example of a varactor network
for dual-channel digital signals readout. In this example, all the individual varactors
are of the same capacitance range, hence the range of the equivalent capacitance
of NOI3, Cs3, is double that of NOI2, Cs2. Table 4.1 shows the total equivalent
capacitance Cs = Cs2||Cs3 of the LC tank circuit. Logic low (L) and logic high (H)
correspond to the maximum and minimum varactor capacitance, respectively. As
seen in the table, Cs uniquely represents four electrical states of NOI2 and NOI3,
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Table 4.1. Equivalent capacitance of the varactor network of Figure 4.6(b) to represent
the four electrical states of two digital signals
Vnoi2 Cs2 Vnoi3 Cs3 Cs = Cs2||Cs3
L max(Cs2) L 2max(Cs2) 3max(Cs2)
L max(Cs2) H 2min(Cs2) 2min(Cs2) +max(Cs2)
H min(Cs2) L 2max(Cs2) min(Cs2) + 2max(Cs2)
H min(Cs2) H 2min(Cs2) 3min(Cs2)
hence the ED can simultaneously determine the values of these two bits from a single
measurement of resonant frequency. This is not limited to the dual-channel readout,
but generally scalable for multi-channel readout as long as we can compose a varactor
network where multiple values of Cvar are clearly distinguishable from each other.
Both of the single-channel analog signal readout and the dual-channel digital
signals readout circuits are implemented as part of working prototypes and evaluated
with practical usage scenarios in Section 4.6.
4.3.3 TeleProbe system
For continuous signal monitoring, TeleProbe repeats searching for the resonant
frequency of the LC tank circuit and mapping it to the voltage level of the NOI. By
constructing a time-series of Vnoi, we obtain an oscilloscope-like view of the signal.
This process is illustrated in Figure 4.7. In this example, we continuously measure the
variation of Vnoi shown in Figure 4.7(a). The resonant frequency of the LC tank circuit
in the IMD continuously changes depending on Vnoi. The ED finds the minimum Vpoi
that corresponds to the resonant frequency through frequency sweeping, as shown
in Figure 4.7(b). Hence, the time taken for sweeping the frequency range, Tsweep,
is the time interval between two consecutive samples of Vnoi. This interval is to be
minimized in order to capture the transient variation of Vnoi, but at the same time,
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(a) Voltage of a node of interest






















Figure 4.7. Illustration of the TeleProbe system operation
should be long enough to allow precise scanning for the resonant frequency. Finally,
from the measured time-series resonant frequency, we construct the time-series Vnoi,
as shown in Figure 4.7(c).
The readout process is independent of how Vnoi is resulted. To be specific, regard-
less of a passive or an active method resulting in Vnoi, the process constructs a live
view of Vnoi on the ED as it is. Therefore, in addition to the passive monitoring of
Vnoi, the IMD is able to transmit data by explicitly controlling Vnoi. Then, the same
readout process constructs the transmitted data on the ED, achieving an ultra-low
power unidirectional communication from the IMD to the ED.
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4.4 Performance Metrics
TeleProbe is comparable to an oscilloscope, so it can be evaluated by similar
performance metrics. Table 4.2 lists the performance evaluation metrics and major
influential factors for both an oscilloscope and TeleProbe. In this section, we
discuss these metrics and design efforts to improve these in TeleProbe.
4.4.1 Accuracy and precision
In an oscilloscope, the accuracy and precision of measurement largely depend
on the performance of the ADC and the input amplifiers. On the other hand, in
TeleProbe, these factors are mainly governed by the quality factor (Q-factor) of the
LC tank circuit and the strength of inductive coupling (coupling coefficient). A high
Q-factor improves frequency selectivity and, hence, results in a high signal-to-noise
ratio (SNR). We can achieve a high enough Q-factor using off-the-shelf commercial
components at a reasonable cost. Also, at a high Q-factor, error induced by coupling
coefficient is negligible as demonstrated in Section 4.3.2.
4.4.2 Resolution
The resolution of an oscilloscope is tightly coupled with how precisely the ADC
digitizes input voltage to digital codes. In TeleProbe, the resolution is mainly
determined by the number of discrete steps in a frequency sweep. In order to achieve
an effective resolution of n-bit, there should be at least 2n steps in a single sweep.
The resolution can be improved by using a fine-grained frequency sweep generator.
4.4.3 Sampling rate
Similarly to an oscilloscope that the sampling rate is generally determined by the
speed of analog-to-digital signal processing, that of TeleProbe is determined by
the time taken for a single sweep. Therefore, a high sampling rate can be achieved
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Resolution - ADC resolution - Number of steps in a sweep
Sampling
rate
- ADC Speed - Sweep speed
Impact on
NOI
- Loading effect due to
a probe contact
- Loading effect due to
the LC tank circuit
either by reducing the time for each frequency excitation or reducing the number of
sweeping steps.
4.4.4 Impact on the signal integrity of NOI
The probing device (e.g., an oscilloscope probe or the TeleProbe LC tank cir-
cuit) introduces inevitable adverse impacts on the NOI and may alter the original
signal. These impacts should be minimized to ensure high signal integrity and high
measurement quality. In TeleProbe, the leakage current is negligibly small owing to
the diode characteristics of a varactor, and the isolation resistor effectively suppresses
the loading effects, preserving the signal integrity of the NOI.
4.5 Prototype Implementation
We designed and implemented prototypes of an IMD and an ED as embodiments of
the proposed TeleProbe system. The ED prototype is a reader device to wirelessly
measure the system behavior of the IMD, which is available through the LC tank
















(a) TELEPROBE ED prototype (b) TELEPROBE IMD prototype
Figure 4.8. Photographs of the TeleProbe prototypes
measurement points brought out for the experimental purpose. Figure 4.8 shows the
photographs of the TeleProbe evaluation prototypes.
4.5.1 TeleProbe ED prototype
The ED prototype is a low-cost, small form factor network/impedance analyzer
designed to find out the resonant frequency of the inductively coupled LC tank cir-
cuit. Figure 4.9(a) depicts the block diagram of the TeleProbe ED prototype. The
excitation frequency is generated by a frequency sweep generator IC (Analog Devices
AD5930) that supports output frequency up to 25 MHz at up to 4,096 levels of gran-
ularity, which corresponds to a 12-bit resolution. The excitation signal is amplified





















































































(a) Block diagram of the TELEPROBE ED prototype




Figure 4.9. Block diagrams of the TeleProbe prototypes
circuit as described in Section 4.3.2. For every frequency excitation, the Vpoi is mea-
sured using a 14-bit parallel ADC (Texas Instruments ADC14L040) once the primary
circuit attains a steady-state for each excitation. In particular, the primary coil is
sized to 2.2 µH and care has been taken to put its self-resonant frequency far beyond
the operating frequency range of the ED prototype so as not to interfere measure-
ments. With the resistor of 6.8 kΩ in series connection, the power to the primary
circuit is around 15 mW at a maximum.
The ED prototype is designed to be a portable device in terms of power consump-
tion and consumes only 344 mA. The ED prototype is powered by USB port, which







Figure 4.10. TeleProbe prototypes and the experimental setup
magnitude frequency response for Vpoi, which is measured using the ADC, can either
be processed internally or dumped to PC via USB to find out the minimum Vpoi that
corresponds to the resonant frequency of the LC tank circuit.
4.5.2 TeleProbe IMD prototype
The IMD prototype is a battery-operated pressure sensing device that emulates
an implantable medical sensor device. Figure 4.9(b) depicts the block diagram of
the TeleProbe IMD prototype. The system voltage is configurable for testing
purpose. A low-power 32-bit ARM Cortex M0+MCU (NXP KL03) reads the pressure
sensor (Measurement Specialties MS5637) over I2C bus [63]. The MCU also measures
the system-wide current consumption using the high-side current measurement IC
(Maxim MAX9938T) through ADC. Inside the varactor-based LC tank circuitry, the
same circuit introduced in Figure 4.6 is implemented with NXP BB171 varactors,
which comes in a small SOD323 (1.7×1.25×0.8 mm) package. The LC tank circuit is
configurable for either single-channel or dual-channel readout using hardware jumpers.
For the single-channel readout, the LC tank circuit is exclusively connected to either
the output of the current sensor IC or the TX of UART peripheral in the MCU. For
the dual-channel readout, each input of the LC tank circuit is respectively connected
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Figure 4.11. Measurement performance of the TeleProbe ED prototype supporting
8.66 mV resolution with 99.7% precision
to the SDA and SCL signals of the I2C bus. For design simplicity, the secondary coil
in the LC tank circuit has the identical design to the primary coil used in the ED
prototype.
4.6 Evaluation
In this section, we first evaluate TeleProbe based on the performance met-
rics discussed in Section 4.4. We further demonstrate the utility and capability of
TeleProbe using the prototypes in the context of three usage scenarios. During
the evaluation, distance between the IMD and the ED prototypes were varied while
the two coils are perfectly aligned inside a structured acrylic frame. Upon the varia-
tion in distance, the gap between the two coils are filled with 85% lean ground beef
to emulate human body model [64]. The TeleProbe prototypes and experimental























Figure 4.12. Precise reading over distances up to 6 cm
4.6.1 Measurement performance
Accuracy, precision, and resolution
Measuring Vnoi involves multiple conversions of physical quantities, such as Cvar,
f0, and Vpoi, but we are not interested in the accuracy of these conversions because
they are only intermediate variables for mapping Vnoi. Rather, the precision and
resolution of end-to-end mappings of Vnoi is the only concern. Figure 4.11 shows the
evaluation results for the precision and resolution of the mapping. For the evaluation,
the single channel readout circuit (Figure 4.6(a)) implemented on the IMD prototype
is connected to the output of an external 12-bit DAC that generates analog voltage
from 0 V to 3 V. The DAC output that is uniformly divided into 64 steps in the 3
V range is measured by both a DMM and the ED prototype, then compared. The
maximum standard deviation of 100 measurements for each DAC output voltage is
1.9719, which corresponds to 1.44 mV. Consequently, the effective resolution is 5.77
mV (519 discrete levels) with 95.4% precision (±2σ) or 8.66 mV (346 discrete levels)
with 99.7% precision (±3σ).
To evaluate the effects of the coupling coefficient, distance between the coils was
varied while the coils were perfectly aligned. The maximum distance that yields
correct measurements is around 6 cm, and the results with various distances are
shown in Figure 4.12. As shown in the figure, the impact of the distance between the
IMD and the ED on the measurement is almost negligible.
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Figure 4.13. Measured varactor leakage current (BB171)
Sampling rate
As discussed in Section 4.4, the resolution and sampling rate are traded off against
each other. We designed the ED prototype to support 100 kHz sampling considering
the I2C bus specification. This corresponds to a 10-µs sampling interval. Frequency
sweeping, measuring Vpoi, and mapping to Vnoi are done within this 10 µs.
Impact on the signal integrity of NOI
The leakage current and the loading effect caused by the LC tank circuit should be
as small as possible to ensure the high integrity of original signals. The leakage current
of the NXP BB171 varactor used in the IMD prototype was characterized using the
Keithley 6430 source meter. As shown in Figure 4.13, the leakage current is linearly
proportional to the varactor tuning voltage within 3 V range. The leakage current
ranging in the picoampere (pA) level is negligibly small enough not to significantly
affect the original signals. Furthermore, we effectively suppress the loading effect
using isolation resistor between the NOI and the LC tank circuit. As an example, for
the multi-channel readout circuit connected to the I2C bus on the IMD prototype,
the isolation resistors are sized to 8.2 kΩ in order to have the RC time constant of
0.984 µs with the maximum equivalent varactor capacitance of 120 pF.
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Table 4.3. Varactor configurations for I2C bus monitoring
SDA level Cs2 (pF) SCL level Cs3 (pF) Cs (pF) f0 (MHz)
L 40 L 80 120 9.79
L 40 H 40 80 11.99
H 20 L 80 100 10.73
H 20 H 40 60 13.85













Figure 4.14. Comparison of I2C bus operation monitored with an oscilloscope and
TeleProbe
4.6.2 Monitoring of I2C bus
We demonstrate the multi-channel digital signal readout capability of
TeleProbe using the I2C bus on the IMD prototype. Table 4.3 states the ca-
pacitance values of the varactor configuration for the dual-channel readout circuit in-
troduced in Figure 4.6(b). The four electrical states of SDA and SCL exhibit a unique
equivalent capacitance, which is identified by the magnitude frequency response of
Vpoi. For the test, a reset command is sent from the MCU to the pressure sensor over
the I2C bus and measured using both an oscilloscope and the ED prototype. The
TeleProbe measurements are dumped to PC in real-time and post-processed to a
waveform using Matlab. As depicted in Figure 4.14, TeleProbe obtains identical
bus monitoring results to the oscilloscope measurement.
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(b) TELEPROBE measurement results in frequency domain
(a) Measured current consumption


































Figure 4.15. Comparison of real-time power measurement using a commercial power
monitor device and TeleProbe
4.6.3 Behavior validation with power analysis
Monitoring of power consumption enables a useful inference about system opera-
tion [65, 66]. Operation of an IMD can be validated by correlating the online power
measurement with its pre-characterized power consumption. Using TeleProbe, we
can monitor the power consumption of an IMD in real-time with no power overhead.
For evaluation purpose, the IMD prototype is designed to have five power states by
toggling one of the three on-board LEDs in every one second, and the states are de-
noted as S0 through S4. As seen in Figure 4.15, TeleProbe achieves identical power
measurements to a commercial power monitor device (Monsoon Power Monitor).
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4.6.4 Active data transmission
The utility of TeleProbe is certainly not limited to the passive monitoring.
The active use of the LC tank circuit enables ultra-low power data transmission
from the IMD to the ED. Instead of passively monitoring digital signal lines, the
active communication explicitly controls the lines. The same mechanism used for the
passive monitoring constructs the transmitted data on the ED. We make a practical
use case for the active communication using a single digital line that is driven by
the TX of UART peripheral in the MCU. The asynchronous nature of the UART
protocol is well suited for the single line communication where a synchronization
clock is absent. The ED identifies the electrical state of the TX line (logic high/low)
by sweeping the corresponding two resonant frequencies and dumps the results to
PC. The UART receiver counterpart is implemented as software on PC using 16x
oversampling technique. The overall internal processing time of the ED prototype
results in the UART baud of 1,200 bps at maximum. The performance of the active
data transmission has been evaluated in terms of energy per bit and bit error rate
over distance.
Energy per bit
For the concept of an active use of the LC tank circuit as a physical layer of the
communication, the energy consumption is calculated based on the measured varactor
leakage current shown in Figure 4.13. The leakage current is 57 pA at 2 V, which is
the system voltage of the IMD prototype. The leakage path exists through the two
varactors in back-to-back configuration and results in the energy per bit of 95 fJ/bit,
if an equal chance of the logic state high/low is assumed. This is several orders of
magnitude smaller than what had been achieved for the physical layer of the previous
backscatter communications, which is generally considered as the most energy efficient
communication technique. However, an empirically valid analysis should take into
account the associated energy consumption of the controller as well. In that sense, the
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Figure 4.16. Bit error rate over distance for the active wireless data transmission
from the IMD to the ED
overall current consumption of the MCU in the IMD prototype is 68.5 µA during active
mode with an ongoing UART transmission, resulting in effective energy consumption
of 114 nJ/bit. This is comparable to that of a commercial RF SoC. For instance, the
energy per bit characteristic of a well-known 2.4 GHz RF transceiver SoC TI CC2530
is 184 nJ/bit when the CPU is idle and the radio is set to the most aggressive power
saving settings (i.e., TX power of -28 dBm, operating voltage of 2 V, and the default
data rate of 250 Kbps). Moreover, the energy consumption can further be reduced at
higher baud since the physical layer’s contribution to the system power consumption
is considerably insignificant. Note that the 1,200 bps is an upper bound specific to
the ED prototype, but the TeleProbe architecture itself does not limit the speed.
Bit error rate
The bit error rate (BER) was empirically characterized with respect to the varying
distance between the two coils on the IMD and the ED prototypes. To minimize
the impact of the varying distance on the variation of the resonant frequency, the
ED adaptively calibrates before initiating the communication. Specifically, at the
initial stage, the ED scans over possible frequency range to identify the two resonant
frequencies corresponding to the logic states high/low of the TX line. Given the fact
that a resonant frequency corresponding to the logic state low cannot be greater than
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that of state high, the ED is able to automatically associate the resonant frequencies
found with the respective logic states. This feature enables a robust communication
regardless of the distance variation. For the test, number of bit flips are measured
out of 25,600 bytes transmitted (0 to 255 for 100 times), and the results is shown in
Figure 4.16. As shown in the figure, the BER is less than 0.015% up to 6 cm, and it
corresponds to 30 bit flips out of 204,800 bit transmitted.
4.7 Summary
We have presented TeleProbe, an in-situ measurement system for IMDs, which
enables wireless direct readout of electrical signals with zero-power consumption.
As a core to the system, the proposed varactor-based LC tank circuit functions as
an on-board probe on the IMD and facilitates oscilloscope-like fine-grained visibil-
ity into IMD operations. The electrically passive characteristics and small size of
the proposed LC tank circuit are well suited for IMDs that are severely energy- and
size-constrained. We discussed the performance metrics of TeleProbe and intro-
duced the design efforts to improve these in TeleProbe. We have designed and
implemented prototypes of both an IMD and an ED as embodiments of the proposed
concept, and demonstrated the utility and capability of TeleProbe using the pro-
totypes within three usage scenarios. The scenarios exemplified the passive as well
as the active use of the proposed system for monitoring of analog/digital electrical
signals and the wireless data transmission, respectively. Specifically, in addition to
the zero-power passive monitoring, the active use of the proposed system achieved an
ultra-low power wireless data transmission from the IMD to the ED with the energy
consumption of 95 fJ/bit for the LC tank circuit as a physical layer and 114 nJ/bit




As wireless embedded systems transition from lab-scale research prototypes to large-
scale commercial deployments, providing reliable and dependable system operation
becomes absolutely crucial to ensure high-quality services. However, the untethered
nature of wireless embedded systems severely limits the ability to access, debug, and
control device operation after deployment—post-deployment or in-situ visibility. A
fundamental factor that limits post-deployment visibility is the resource-constrained
nature of these devices, in particular the severe energy-constraints typically present
in them. We believe that a hardware-based approach is both required and ideal to
address the issue of limited visibility. In particular, we advocate a rethinking of
hardware architecture to enable energy-efficient, yet fine-grained monitoring.
As embodiments of the above design principle, this thesis presents three hardware
architectures, namely Spi-Snooper, Senergy, and TeleProbe, that ultimately
achieves an electrical signal level visibility with near-zero power consumption. The
first work, Spi-Snooper, presents a wireless sensor node platform that integrates
a reliability co-processor into its hardware architecture. Rather than reporting the
system status using the wireless channel, the co-processor processes the monitoring
tasks within the platform, based on the bus-snooping technique that achieves the
full access to the network communication in a transparent manner. Although the
co-processor-augmented Spi-Snooper architecture significantly enhances the visibil-
ity and reduces the power overhead associated with the monitoring, there are cer-
tain types of wireless embedded systems that cannot afford to handle the overhead
incurred by the co-processor. The second work, Senergy, addresses this issue us-
ing micro-scale energy harvesting from an idle sensor. With Senergy, we propose
a sub-threshold exponential charge pump architecture that harvests energy from a
photodiode sensor during idle time. Utilizing the harvested energy, the Senergy
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wireless sensor node platform measures and transmits light intensity during active
time, achieving perpetual operation of the wireless sensor node. The ability to col-
lect sufficient enough energy to operate the entire platform easily compensates the
power overhead incurred by the co-processor proposed with Spi-Snooper. Lastly,
the third work, TeleProbe, proposes a contactless in-situ remote measurement sys-
tem for implantable medical devices (IMDs), which achieves oscilloscope-like electri-
cal signal probing with near-zero power consumption. By enabling a near-zero power
contactless probing mechanism for IMDs, we demonstrate how the architectural sup-
port from hardware can help address the issue of visibility even for such severely
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